Title:
23984860-VLSI-Design-of-Turbo-Decoder-for-Integra
Download
Description: In this paper, we propose a novel multi-code turbo decoder
architecture for 4G wireless systems. To support various
4G standards, a configurable multi-mode MAP (maximum
a posteriori) decoder is designed for both binary
and duo-binary turbo codes with small resource overhead
(less than 10 ) compared to the single-mode architecture.
To achieve high data rates in 4G, we present a parallel
turbo decoder architecture with scalable parallelism tailored
to the given throughput requirements.
To Search:
File list (Check if you may need any files):
23984860-VLSI-Design-of-Turbo-Decoder-for-Integrated-Communication-System-On-Chip-Applications.pdf
