- Category:
- Document
- Tags:
-
[PDF]
- File Size:
- 222kb
- Update:
- 2012-11-26
- Downloads:
- 0 Times
- Uploaded by:
- hanupiri
Description: This file explains the folowing:
1. Hierarchical schematic diagram using symbols of existing standard cells.
2. Manual placement of standard cells to facilitate cells interconnection.
3. Using Cadence Chip Assembly Router (CCAR) to do the routing.
4. Post Layout Simulation.
To Search:
File list (Check if you may need any files):
layout from schematic.pdf
Download