Description: Verilog source code for Ethernet MAC network card, you can save the TCP/IP protocol design and development time.
To Search:
File list (Check if you may need any files):
MAC网卡_verilog程序
...................\eth_clockgen.v
...................\eth_cop.v
...................\eth_crc.v
...................\eth_defines.v
...................\eth_fifo.v
...................\eth_host.v
...................\eth_maccontrol.v
...................\eth_macstatus.v
...................\eth_memory.v
...................\eth_miim.v
...................\eth_outputcontrol.v
...................\eth_phy.v
...................\eth_phy_defines.v
...................\eth_random.v
...................\eth_receivecontrol.v
...................\eth_register.v
...................\eth_registers.v
...................\eth_rxaddrcheck.v
...................\eth_rxcounters.v
...................\eth_rxethmac.v
...................\eth_rxstatem.v
...................\eth_shiftreg.v
...................\eth_spram_256x32.v
...................\eth_top.v
...................\eth_transmitcontrol.v
...................\eth_txcounters.v
...................\eth_txethmac.v
...................\eth_txstatem.v
...................\eth_wishbone.v
...................\tb_cop.v
...................\tb_ethernet.v
...................\tb_ethernet_with_cop.v
...................\tb_eth_defines.v
...................\tb_eth_top.v
...................\timescale.v
...................\wb_bus_mon.v
...................\wb_master32.v
...................\wb_master_behavioral.v
...................\wb_model_defines.v
...................\wb_slave_behavioral.v
...................\使用说明.txt
...................\新建 文本文档.txt