Description: Clock tree design. Clock tree, is balanced by the number of buffer cell to build the network structure, it has a source, usually clock input port, there may be a design within a cell output pin, then that is the one to build the level of buffer cell become
To Search:
File list (Check if you may need any files):
Htree\2.ic0
.....\2.lis
.....\2.mt0
.....\2.pa0
.....\2.sp
.....\2.sp.bak
.....\2.st0
.....\2.tr0
.....\MIL.log
.....\ms018_v1p8.lib
.....\ms018_v1p8.mdl
Htree
Download