Title:
trafficLight_editedversion Download
Description: Traffic light problems in verilog code.
Consider a controller for traffic at the intersection of a main highway and a country road
The traffic signal for the main highway gets highest priority because cars are continuously present on the main highway. Thus, the main highway signal remains green by default.
Occasionally, cars from the country road arrive at the traffic light signal. The traffic signal for the country road must turn green only long enough to let the cars on the country road go.
As soon as there are no cars on the country road, the country road traffic signal turns yellow and then red and the traffic signal on the main highway turns green again.
There is a sensor to detect cars waiting on the country road. The sensor sends a signal X as input to the controller. X=1 if there are cars on the country road otherwise, X=0.
There are delays on transitions of states (Delay of Red & Green lights is longer than Yellow light).
To Search:
File list (Check if you may need any files):
trafficLight_editedversion.v