Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Windows Develop
Title: Hhdlc_latesttD Download
 Description: HDLC occupies an important position in the communications equipment provided in this document is correct complete HDLC hardware logic design! Reference value of design and learning
 Downloaders recently: [More information of uploader l2003l]
 To Search:
File list (Check if you may need any files):
 

Hhdlc_latesttD\trunk\CODE\LIBS\hdlc_components_pkg.vhd
..............\.....\....\....\PCK_CRC16_D8.vhd
..............\.....\....\MEM_PKG.VHD
..............\.....\....\RX\CORE\flag_detect.vhd
..............\.....\....\..\....\RxChannel.vhd
..............\.....\....\..\....\Rxcont.vhd
..............\.....\....\..\....\Zero_detect.vhd
..............\.....\....\..\SCRIPTS\WAVE.DO
..............\.....\....\..\TB\Rx_tb.vhd
..............\.....\....\SPMEM.VHD
..............\.....\....\tools_pkg.vhd
..............\.....\....\TOP\core\hdlc.vhd
..............\.....\....\...\....\RxBuff.vhd
..............\.....\....\...\....\RxFCS.vhd
..............\.....\....\...\....\RxSync.vhd
..............\.....\....\...\....\TxBuff.vhd
..............\.....\....\...\....\TxFCS.vhd
..............\.....\....\...\....\TxSync.vhd
..............\.....\....\...\....\WB_IF.vhd
..............\.....\....\...\scripts\model\build_hdlc_top.do
..............\.....\....\...\.......\.....\build_TxFCS_Buff.do
..............\.....\....\...\.......\.....\wave.do
..............\.....\....\...\.......\nc-sim\build_hdlc_top.csh
..............\.....\....\...\.......\......\build_RxFCS_Buff.csh
..............\.....\....\...\.......\......\build_TxFCS_Buff.csh
..............\.....\....\...\.......\......\cds.lib
..............\.....\....\...\.......\......\hdl.var
..............\.....\....\...\tb\hdlc_tb.vhd
..............\.....\....\...\..\RxTop_tb.vhd
..............\.....\....\...\..\TxTop_tb.vhd
..............\.....\....\.X\core\flag_ins.vhd
..............\.....\....\..\....\TxChannel.vhd
..............\.....\....\..\....\TXcont.vhd
..............\.....\....\..\....\zero_ins.vhd
..............\.....\....\..\scripts\wave.do
..............\.....\....\..\tb\tx_tb.vhd
..............\.....\DOCS\hdlc_features.txt
..............\.....\....\hdlc_project.pdf
..............\.....\....\hdlc_project.tex
..............\.....\....\HDLC_top.dia
..............\.....\ETC\HDLC_top.jpg
..............\.....\CODE\TOP\scripts\model
..............\.....\....\...\.......\nc-sim
..............\.....\....\RX\CORE
..............\.....\....\..\SCRIPTS
..............\.....\....\..\TB
..............\.....\....\TOP\core
..............\.....\....\...\scripts
..............\.....\....\...\tb
..............\.....\....\.X\core
..............\.....\....\..\scripts
..............\.....\....\..\tb
..............\.....\....\LIBS
..............\.....\....\RX
..............\.....\....\TOP
..............\.....\....\TX
..............\.....\CODE
..............\.....\DOCS
..............\.....\ETC
..............\trunk
Hhdlc_latesttD
    

CodeBus www.codebus.net