Description: Design a synchronous FIFO, complete data smoothing function, the depth of the FIFO 256, and the width is 8 bits, real read empty and overflow indication is given, the write clock for the 100MHz band interval, the read clock is 5MHz, the code in order to facilitate the read access, storage In the word document, can be directly copied to the quartus, or ise compile platform use
To Search:
File list (Check if you may need any files):
fifoVerilog.doc
Download