- Category:
- Communication
- Tags:
-
- File Size:
- 1.38mb
- Update:
- 2013-08-31
- Downloads:
- 0 Times
- Uploaded by:
- 董明岩
Description: Dsp using verilog achieve synchronization with Fpga interface design, its features include read and write operations and four functional modules, using two different clock domains to achieve fifo address and data conversion in quartus ii11.0 environment to run, run this program required before running calls fifo.
To Search:
File list (Check if you may need any files):
exercise3\db\altsyncram_0nd1.tdf
.........\..\altsyncram_5nu.tdf
.........\..\altsyncram_6ec1.tdf
.........\..\altsyncram_7ou.tdf
.........\..\altsyncram_aju.tdf
.........\..\altsyncram_cej1.tdf
.........\..\altsyncram_gbc1.tdf
.........\..\altsyncram_htd1.tdf
.........\..\altsyncram_jud1.tdf
.........\..\altsyncram_kgu.tdf
.........\..\altsyncram_rpu.tdf
.........\..\altsyncram_tqu.tdf
.........\..\alt_synch_pipe_8u7.tdf
.........\..\alt_synch_pipe_9u7.tdf
.........\..\alt_synch_pipe_au7.tdf
.........\..\alt_synch_pipe_bu7.tdf
.........\..\alt_synch_pipe_cu7.tdf
.........\..\alt_synch_pipe_du7.tdf
.........\..\alt_synch_pipe_hv7.tdf
.........\..\alt_synch_pipe_iv7.tdf
.........\..\alt_synch_pipe_jv7.tdf
.........\..\alt_synch_pipe_kv7.tdf
.........\..\alt_synch_pipe_lv7.tdf
.........\..\alt_synch_pipe_mv7.tdf
.........\..\a_dpfifo_8341.tdf
.........\..\a_dpfifo_a441.tdf
.........\..\a_dpfifo_ns31.tdf
.........\..\a_graycounter_41c.tdf
.........\..\a_graycounter_51c.tdf
.........\..\a_graycounter_62c.tdf
.........\..\a_graycounter_72c.tdf
.........\..\a_graycounter_836.tdf
.........\..\a_graycounter_d2c.tdf
.........\..\a_graycounter_e2c.tdf
.........\..\a_graycounter_f3c.tdf
.........\..\a_graycounter_g3c.tdf
.........\..\a_graycounter_g86.tdf
.........\..\a_graycounter_i96.tdf
.........\..\a_graycounter_jqb.tdf
.........\..\a_graycounter_kqb.tdf
.........\..\a_graycounter_p96.tdf
.........\..\a_graycounter_ra6.tdf
.........\..\a_graycounter_srb.tdf
.........\..\a_graycounter_trb.tdf
.........\..\a_graycounter_v16.tdf
.........\..\cmpr_4o8.tdf
.........\..\cmpr_636.tdf
.........\..\cmpr_6p8.tdf
.........\..\cmpr_846.tdf
.........\..\cmpr_cr5.tdf
.........\..\cmpr_jh8.tdf
.........\..\cmpr_ls5.tdf
.........\..\cmpr_t16.tdf
.........\..\cmpr_v26.tdf
.........\..\cntr_0db.tdf
.........\..\cntr_0l7.tdf
.........\..\cntr_1db.tdf
.........\..\cntr_dd7.tdf
.........\..\cntr_hjb.tdf
.........\..\cntr_ijb.tdf
.........\..\cntr_jkb.tdf
.........\..\cntr_kkb.tdf
.........\..\cntr_uj7.tdf
.........\..\dcfifo_8cf1.tdf
.........\..\dcfifo_8gf1.tdf
.........\..\dcfifo_adf1.tdf
.........\..\dcfifo_ahf1.tdf
.........\..\dcfifo_n5f1.tdf
.........\..\dcfifo_n9f1.tdf
.........\..\dffpipe_2v8.tdf
.........\..\dffpipe_3v8.tdf
.........\..\dffpipe_4v8.tdf
.........\..\dffpipe_5v8.tdf
.........\..\dffpipe_6v8.tdf
.........\..\dffpipe_7v8.tdf
.........\..\dffpipe_b09.tdf
.........\..\dffpipe_c09.tdf
.........\..\dffpipe_c2e.tdf
.........\..\dffpipe_d09.tdf
.........\..\dffpipe_e09.tdf
.........\..\dffpipe_f09.tdf
.........\..\dffpipe_g09.tdf
.........\..\emif_brg.amm.cdb
.........\..\emif_brg.asm.qmsg
.........\..\emif_brg.asm.rdb
.........\..\emif_brg.asm_labs.ddb
.........\..\emif_brg.cbx.xml
.........\..\emif_brg.cmp.bpm
.........\..\emif_brg.cmp.cdb
.........\..\emif_brg.cmp.hdb
.........\..\emif_brg.cmp.kpt
.........\..\emif_brg.cmp.logdb
.........\..\emif_brg.cmp.rdb
.........\..\emif_brg.cmp0.ddb
.........\..\emif_brg.cmp1.ddb
.........\..\emif_brg.cmp_merge.kpt
.........\..\emif_brg.db_info
.........\..\emif_brg.eda.qmsg
.........\..\emif_brg.fit.qmsg
.........\..\emif_brg.hier_info