Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Other assembly language
Title: www Download
 Description: Experimental requirements: will the frequency of 1 MHZ clock signal loading CLK0 input, and let the channel 0 in mode 2. If choose count initial N0 = 20000, the negative pulse sequence can be obtained from the OUT0 end, its frequency is 1 MHZ/20000 = 50 hz, cycle of 20 ms. Connect the signal to the CLK1 input, and make the channel 1 work in 3 ways. In order to make the OUT1 output cycle for 2 seconds (square wave frequency for 1/2 = 0.5 Hz), should take time constant N1 = 50 Hz/0.5 Hz = 100. Experimental requirements 2: use 8255825 3 control LED display, make entertaining diversions. Programming code:
 Downloaders recently: [More information of uploader star]
 To Search:
File list (Check if you may need any files):
 

www\实验三报告.doc
...\试验1.ASM
...\试验2.ASM
www
    

CodeBus www.codebus.net