Description: LCD 320* 240 pulse realized there every 12 clk byte out a pulse, with each 40-byte burst out a pulse line. 240 firms from the end of a frame pulse.
To Search:
- [lcd_controller] - CFAH1602BNYAJP they simply control proce
- [hanbaosram] - University of Hamburg, Germany, SRAM tes
- [lcdexample] - cpld achieve parallel with the LCD scree
File list (Check if you may need any files):