Description: usb the Verilog code. Usb to understand the principle is very helpful, and to be nc simulation environment.
- [usb_xy] - This is a USB Shao-related page, which i
- [USB11112] - Functions/Classes:
- [usb1_funct] - usb1.1 verilog the source code. Simulati
- [USB2.0DSP] - usb diagram usb simulation can be used w
- [crc_32_16] - crc check function, hardware language, v
- [inside_ole2] - If you want the English version can be d
- [Linux-uart] - Completed in linux serial communication,
- [usb_funct.tar] - Verilog language description of the USB
- [usb_funct] - USB 2.0 verilog source code, which conta
- [USBHID] - This is a demonstration using VB on the
File list (Check if you may need any files):