Description: this program is written in VHDL, including the AD0809, dual-port RAM, and other procedures. Debugging has been too
- [FIRDATA] - FIR digital filter algorithms and FPGA
- [08787743vhdl] - using VHDL prepared by the LED display d
- [UCOS_II_in_ARM2104] - ARM2104 success in the UCOS_II.rar
- [SimpleRAMModel] - a SIMPLE RAM ACCESS VHDL classic example
- [adc0809] - VHDL prepared ADC0809 controller, no err
- [ram_da] - AD conversion will be the eight data int
- [connect20090223] - FPGA read data from the FIFO and upload
- [VHDL] - Dual-port RAM module source code (VHDL),
File list (Check if you may need any files):