usb_phy umti the agreement usb1.1 verilog the orig - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Title: usb_phy

Category:
VHDL-FPGA-Verilog
Tags:
[VHDL] [源码]
File Size:
9.85kb
Update:
2008-10-13
Downloads:
0 Times
Uploaded by:
liuzefustiff

Description: umti the agreement usb1.1 verilog the original documents, the public can refer to achieve usb2.0

Downloaders recently: [More information of uploader liuzefustiff]

To Search: USB verilog usb usb phy USB2.0 usb1.1 USB verilog UMTI protocol umti usb _p

[cy68013a] - cy68013a highspeed USB mass storage so u
[7414-matlab] - Cypress EZ-USB FX2 series CY7C68013usb t
[verilogpll] - using Verilog language prepared by the D
[USB2.0IP_core_Verilog] - complete with verilog language developme
[usb1_funct] - usb1.1 verilog the source code. Simulati
[verilog_usbblaster] - Verilog prepared using USB download cabl
[USB2.0_INTERFACE_IP_CORE] - Development environment ise6+, USB2.0 in
[EVB3250] - EVB3250 is a SMSC s USB3250 chip USB2.0
[usb_phy] - Written in fairly good USBPHY source cod
[usb11.tar] - FPGA

File list (Check if you may need any files):

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.