- Category:
- assembly language
- Tags:
-
- File Size:
- 24kb
- Update:
- 2014-04-27
- Downloads:
- 0 Times
- Uploaded by:
- 倪飞
Description: 8 is realized with verilog counter frequency range 20-80kHz, according to DDS principle to remember what a clock counter, n = n+1, according to the formula fout = (fcx) 2, fout = 80 fc = 320, so n ≥ 2:00 then negated, but also by the formula fout = (k.fc) 2 ^ n, k = 50hz, fout = 80khz, fc = 320, so the data bit width n ≥ 7. Design requirements for two square wave signal phase at 0-360 ゜ adjustable delay can be achieved. Specific
To Search:
File list (Check if you may need any files):
WordDocument
1Table
Data
[1]CompObj
[5]DocumentSummaryInformation
[5]SummaryInformation
Download