Description: Low Power Design
Nano‐scale designs at 130nm and below are now confronted with a power
dissipation level beyond the limits of IC packaging and cooling techniques
• Consequently in many designs it is not possible to increase the clock speed
when a new generation of technology is being adopted Power Wall
To Search:
File list (Check if you may need any files):
LowPowerTechniques.pdf
Download