Description: The information contained in this draft manual represents the definition of the Verilog-A hardware description
language as proposed by OVI (Analog TSC) as of January, 1996. Open Verilog International makes no warranties
whatsoever with respect to the completeness, accuracy, or applicability of the information in this draft manual
to a user’s requirements. This language is not yet fully defined and is subject to change. It is suitable for
learning how to do analog modeling and as a vehicle for providing feedback to the standards committee. Verilog-
A should not be used for production design and development.
To Search:
File list (Check if you may need any files):
verilog-a-lrm-1-0.pdf
Download