Title:
vedic-multiplier-for-16-bit-input-data
Download
Description: vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers.
This uses vertical and cross wise multiplication process.
The output results in high speed and low cost for the practical applications.
To Search:
File list (Check if you may need any files):
vedic multiplier for 16 bit input data.doc
