Description: A simple multiplier VHDL series, the basic principles of design as follows: two operands, respectively, serial and parallel mode to the input terminal of the multiplier, with every serial input operands in parallel in order to multiply the input operands, the result of each partial product is called, the partial products obtained by multiplying each time to the accumulator, the forming portion, and, prior to the addition portion and with the next partial product is shifted to .
To Search:
File list (Check if you may need any files):
my_multiplier.v
Download