Description: TEXTIO between VHDL simulation and bridges the gap between the disk file, use a text file extension of VHDL simulation. This article describes the TEXTIO package to an adder TEXTIO examples of usage, the final design using ModelSim simulation, and analysis of simulation results.
To Search:
File list (Check if you may need any files):
texio的用法.pdf
Download