Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Windows Develop Multimedia Develop
Title: IYUG Download
 Description: The AES-128 implementation as depicted in Figure 3 has been implemented on the FPGA. This required an initial round key addition followed by ten rounds of S-Box.
 Downloaders recently: [More information of uploader muthana]
 To Search:
File list (Check if you may need any files): 
 

PSNR.m
DCT_Analysis.m
LSB_Analysis.m

CodeBus www.codebus.net