- Category:
- Other systems
- Tags:
-
- File Size:
- 77kb
- Update:
- 2017-11-21
- Downloads:
- 0 Times
- Uploaded by:
- 方海军
Description: Figure 3. Timing diagram 10, 16Phase This TTL-compatible logic inputs sets the direction of current flow through the load. A high level causes current to flow from output A (source) to output B (sink). A schmitt trigger on this input provides good noise immunity and a delay circuit prevents output stage short circuits during switching 11, 15Reference voltage A voltage applied to this pin sets the reference voltage of the comparators, this determining the output current (also thus depending on Rs and the two inputs input 0 and input 1)12, 14RC A parallel RC network connected to this pin sets the OF
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| DIY数字电桥V3.0.doc | 135168 | 2015-02-06 |
Download