- Category:
- SCM
- Tags:
-
- File Size:
- 3kb
- Update:
- 2018-03-03
- Downloads:
- 0 Times
- Uploaded by:
- 随风sf
Description: In Verilog HDL, the task (task) is used, the finite state machine is used to design the time series logic, and a LIFO is designed by SRAM
To Search:
File list (Check if you may need any files):
| Filename | Size | Date |
|---|
| 新建文本文档 (3).txt | 14731 | 2018-03-03 |
Download