Welcome![Sign In][Sign Up]
Location:
Search - 595 Veril

Search list

[VHDL-FPGA-VerilogTime

Description: ALTERA上DE2平台,利用内部50M Hz时钟,在数码管模拟显示时间(时分秒)。-ALTERA on DE2 platform, using internal 50M Hz clock, in the digital control simulation show time (hours minutes and seconds).
Platform: | Size: 609280 | Author: 徐朝凯 | Hits:

CodeBus www.codebus.net