Search - ACCELDSP

[Other resource] 01_GettingStarted

Description: This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a hardware module that can be implemented in silicon (FPGA or ASIC). The design is a general purpose FIR filter taken from the AccelDSP Examples directory.-This exercise will guide y ou through the step-by-step process of transfo rming a MATLAB floating-point model into a hard ware module that can be implemented in silicon ( FPGA or ASIC). The design is a general purpose FI R filter taken from the AccelDSP Examples direc tory.
Platform: | Size: 5489 | Author: 杨平 | Hits:

[Other resource] 03_Quantization

Description: This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.-This lab exercise will introduce you to Acc elDSP's floating-to fixed-point conversion f eatures. AccelDSP will automatically generat e a fixed-point representation of a floating-p oint design. This process is controllable by us ing quantize directives.
Platform: | Size: 27114 | Author: 杨平 | Hits:

[Other resource] 06_DesignExploration

Description: This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATLAB source to explore different area/performance tradeoffs.-This lab exercise will cover the use of Acce lDSP's design exploration capabilities that i nclude mapping variables to memory and unrolli Vi loop and vector operations. You will learn ho w to create different hardware architectures w ithout modifying the MATLAB source to explore d ifferent area / performance tradeoffs.
Platform: | Size: 54320 | Author: 杨平 | Hits:

[Other resource] 07_AddingHardwareControl

Description: Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardware to function correctly in the overall system. This lab exercise will explore how hardware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.-Often it is necessary to add some logical co ntrol to a MATLAB algorithm to allow the generat ed hardware to function correctly in the overal l system. This lab exercise will explore how har dware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.
Platform: | Size: 52989 | Author: 杨平 | Hits:

[Other resource] AccelDSP

Description: AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs
Platform: | Size: 300450 | Author: hesonwhb | Hits:

[Other Embeded program] 01_GettingStarted

Description: This getting started exercise will guide you through the step-by-step process of transforming a MATLAB floating-point model into a hardware module that can be implemented in silicon (FPGA or ASIC). The design is a general purpose FIR filter taken from the AccelDSP Examples directory.-This exercise will guide y ou through the step-by-step process of transfo rming a MATLAB floating-point model into a hard ware module that can be implemented in silicon ( FPGA or ASIC). The design is a general purpose FI R filter taken from the AccelDSP Examples direc tory.
Platform: | Size: 5120 | Author: 杨平 | Hits:

[Other Embeded program] 03_Quantization

Description: This lab exercise will introduce you to AccelDSP’s floating- to fixed-point conversion features. AccelDSP will automatically generate a fixed-point representation of a floating-point design. This process is controllable by using quantize directives.-This lab exercise will introduce you to Acc elDSP's floating-to fixed-point conversion f eatures. AccelDSP will automatically generat e a fixed-point representation of a floating-p oint design. This process is controllable by us ing quantize directives.
Platform: | Size: 26624 | Author: 杨平 | Hits:

[Other Embeded program] 06_DesignExploration

Description: This lab exercise will cover the use of AccelDSP’s design exploration capabilities that include mapping variables to memory and unrolling loop and vector operations. You will learn how to create different hardware architectures without modifying the MATLAB source to explore different area/performance tradeoffs.-This lab exercise will cover the use of Acce lDSP's design exploration capabilities that i nclude mapping variables to memory and unrolli Vi loop and vector operations. You will learn ho w to create different hardware architectures w ithout modifying the MATLAB source to explore d ifferent area/performance tradeoffs.
Platform: | Size: 54272 | Author: 杨平 | Hits:

[Other Embeded program] 07_AddingHardwareControl

Description: Often it is necessary to add some logical control to a MATLAB algorithm to allow the generated hardware to function correctly in the overall system. This lab exercise will explore how hardware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.-Often it is necessary to add some logical co ntrol to a MATLAB algorithm to allow the generat ed hardware to function correctly in the overal l system. This lab exercise will explore how har dware control can be added to a MATLAB algorithm and synthesized using AccelDSP Synthesis.
Platform: | Size: 52224 | Author: 杨平 | Hits:

[Software Engineering] AccelDSP

Description: AccelDSP Synthesis Tool Floating-Point to Fixed-Point Conversion of MATLAB Algorithms Targeting FPGAs
Platform: | Size: 300032 | Author: hesonwhb | Hits:

[DSP program] dds_001

Description: 基于Matlab和AccelDSP开发工具设计的一个数字频率综合器实例（DDS）。可以参考学习如何使用AccelDSP。-AccelDSP development tools based on Matlab and the design of an instance of a digital frequency synthesizer (DDS). Can refer to learn how to use AccelDSP.
Platform: | Size: 6144 | Author: lyd | Hits:

[VHDL-FPGA-Verilog] accledsp

Description: xilinx accel dsp实例项目工程-xilinx accel dsp project
Platform: | Size: 21504 | Author: ocean | Hits:

[Other] FIR

Description: 这是一个在MATLAB上编写的FIR滤波器程序，并能被AccelDSP综合，下载到Xilinx上进行硬件仿真，适合对AccleDSP学习的人应用-This is a MATLAB program to write the FIR filter, and can be integrated AccelDSP downloaded to the Xilinx on hardware simulation, suitable for application on AccleDSP learn,
Platform: | Size: 880640 | Author: qiwen | Hits:

[matlab] Edgetect

Description:
Platform: | Size: 18432 | Author: taoufik | Hits:

[Data structs] kibgklk8

Description: This lab exercise will cover the use of AccelDSP’s design ex,-This lab exercise will cover the use of AccelDSP s design ex,
Platform: | Size: 25600 | Author: xyndmi | Hits:

[Algorithm] 054943

Description: This lab exercise will cover the use of AccelDSP’s design ex,-This lab exercise will cover the use of AccelDSP s design ex,
Platform: | Size: 54272 | Author: Afnrey | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list