Location:
Search - ADPCM FPGA
Search list
Description: 文章介绍了一种对语音进行变速不变调处理的系统" 该系统与ADPCM编解码技术相结合!能更精确地检测和分割(音元)!并通过音元的复制和抽取实现了对播放语速的控制!达到了变速不变调的目的"。该系统用FPGA实现!结果表明：采用改进后的音元处理算法!可以大大减少语音处理中所引入的噪声；该算法与ADPCM相结合实现的语音变速系统!具有速度快、占用资源少、芯片面积小和成本低等特点"。-This paper presents a voice for transmission to the same tune the system to deal with " the system and the ADPCM codec technology! Can more accurately detect and partition (million tone)! Million through a copy of the sound and taking the player to achieve language speed control! reach the same speed the purpose of transfer. " FPGA realization of the systems! The results showed that: the use of the improved sound processing algorithms million! Voice processing can be greatly reduced by the introduction of the noise the combination of algorithm and ADPCM voice transmission system to achieve! With speed, occupancy, fewer resources are available chip small size and low cost. "
Platform: |
Size: 227328 |
Author: shiny |
Hits:
Description: ADPCM语音编解码电路设计及FPGA实现。利用FPGA进行ADPCM编码与解码。-ADPCM voice codec circuit design and FPGA realization. FPGA for use ADPCM encoding and decoding.
Platform: |
Size: 125952 |
Author: 水牛EDA |
Hits:
Description: 异步fifo，用Verilog编写，包含testbench，已经通过modelsim调试，内含文档和波形图-Asynchronous fifo, to prepare to use Verilog, including testbench, debug modelsim has passed, including documents and wave
Platform: |
Size: 40960 |
Author: iechshy1985 |
Hits:
Description: APPCM算法和AD/DA芯片驱动在CPLD中的实现，已在实际硬件中测试OK，quartus2环境-APPCM algorithm and AD/DA chip in the drive to achieve in the CPLD has been tested in actual hardware OK, quartus2 environment
Platform: |
Size: 1327104 |
Author: jiajunxian |
Hits:
Description: 同步FIFO 创建一个256x8大小的同步FIFO，并通过串口发送数据初始化FIFO，FPGA内部读取FIFO的数据通过窗口发送到PC-FIFO
Platform: |
Size: 4096 |
Author: 赵云 |
Hits:
Description:
Platform: |
Size: 76800 |
Author: well |
Hits: