Search - AES in VHDL

Search - AES in VHDL - List

[VHDL-FPGA-Verilog] AEScoremodules DL : 0: AES decoder aes_dec.vhdl AES encoder aes_enc.vhdl Package used by rest of design aes_pkg.vhdl Key Expansion component for AES encoder and decoder key_expansion.vhdl -AES AES encoder decoder aes_dec.vhdl aes_ enc.vhdl Package used by rest of design aes_pkg . vhdl Key Expansion component for a AES encoder nd decoder key_expansion.vhdl
Update : 2025-02-17 Size : 10kb Publisher : 许茹芸
[Other] EMCRYPTCHIPFORFPGA DL : 0: 基于FPGA加密芯片设计论文（AES和DES算法）-FPGA-based encryption chip design thesis (AES and DES algorithm)
Update : 2025-02-17 Size : 1.02mb Publisher : David
[Crack Hack] aes_encryption DL : 0: aes加密算法的VHDL代码实现，在FPGA芯片上调试过-aes encryption algorithm realize the VHDL code in FPGA chips upward tried
Update : 2025-02-17 Size : 6kb Publisher : stym_001
[VHDL-FPGA-Verilog] AES_RTL DL : 0: 使用Verilog HDL 實現AES硬體加解密-Realize the use of Verilog HDL hardware AES encryption and decryption
Update : 2025-02-17 Size : 15kb Publisher : 林夢魔
[VHDL-FPGA-Verilog] CoreAES128 DL : 0: Full AES Simulation Code
Update : 2025-02-17 Size : 1.28mb Publisher : esl
[Crack Hack] RIJNDAEL_DE_TOP DL : 0: AES解密运算模块，运算速率100Mbps，请大家参考-AES decryption computing module, computing speed 100Mbps, please refer to
Update : 2025-02-17 Size : 19kb Publisher : 刘文庆
[Crack Hack] aes DL : 0: aes加密算法实现，经过FPGA验证的！-aes encryption algorithm, after FPGA validation!
Update : 2025-02-17 Size : 6kb Publisher : guochao
[Crack Hack] khalil2006_true_random_number_generator DL : 0: a true random number generator (TRNG) in hardware which is targeted for FPGA-based crypto embedded systems. All crypto protocols require the generation and use of secret values that must be unknown to attackers.Random number generators (RNG) are required to generate public/private key pairs for asymmetric algorithm such as RSA and symmetric algorithm such as AES.
Update : 2025-02-17 Size : 409kb Publisher : Hassan Abdelaziz
[Crack Hack] mini_aes_latest[1].tar DL : 0: AES 加解密代码, 有文档说明，testbench-AES encoding decoding source code in HDL
Update : 2025-02-17 Size : 228kb Publisher : wangbin
[VHDL-FPGA-Verilog] aes DL : 0: 实现了AES在赛灵思器件上的加密程序我已经调试过完全正确-Xilinx achieved in AES encryption device debugging process I have been absolutely correct
Update : 2025-02-17 Size : 4kb Publisher : wangrui
[VHDL-FPGA-Verilog] aesencryption DL : 0: Aes encryption on Fpga
Update : 2025-02-17 Size : 4kb Publisher : Ibrahim
[Algorithm] AES DL : 0: This the source code of AES algorithm which is used in network security.-This is the source code of AES algorithm which is used in network security.
Update : 2025-02-17 Size : 10kb Publisher : Krupesh
[Crack Hack] systemcaes_latest.tar DL : 0: 高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
Update : 2025-02-17 Size : 82kb Publisher : lxc
[matlab] aes DL : 0: Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
Update : 2025-02-17 Size : 8kb Publisher : allen
[Crack Hack] aes_thesis_v1.0 DL : 0: AES VERILOG CODE 128 192 32DES比較-AES VERILOG CODE 128 192 32DES Comparison
Update : 2025-02-17 Size : 377kb Publisher : 蕭嵎之
[Crack Hack] AES_verilog DL : 0: AES 128bit数据,128bit密钥加解密的verilog语言实现-AES 128bit data, 128bit key encryption and decryption of the verilog language implementation
Update : 2025-02-17 Size : 78kb Publisher : 刘蕊丽
[VHDL-FPGA-Verilog] aescore DL : 0: 基于FPGA的AES算法实现的VERILOG源代码，对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful
Update : 2025-02-17 Size : 191kb Publisher : 李华
[Crack Hack] aes DL : 0: 其程序是用xilinx环境下编写的，风格是Verilog，请大家提意见。-The program is written using xilinx environment, style Verilog, please comments.
Update : 2025-02-17 Size : 3kb Publisher : 郝志刚
[VHDL-FPGA-Verilog] aes_pipe_latest.tar DL : 0: implementation of AES encryption algorithm in vhdl/verilog
Update : 2025-02-17 Size : 184kb Publisher : cooldude
[VHDL-FPGA-Verilog] AES DL : 0: AES implementation in VHDL@!
Update : 2025-02-17 Size : 509kb Publisher : manishrb

« 12 »