Location:
Search - AMBA VHDL
Search list
Description: vhdl实现的amba代码
Platform: |
Size: 201663 |
Author: sk |
Hits:
Description: 用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用-use of the VHDL standard ARM processor core source code procedures, the reuse
Platform: |
Size: 655360 |
Author: 昭君 |
Hits:
Description: i2c VHDL,能够实现I2C 用的是wishbone总线
Platform: |
Size: 193536 |
Author: wang |
Hits:
Description: 基于AMBA规范的总线VERILOG HDL 源代码-Based on the AMBA bus specification VERILOG HDL source code
Platform: |
Size: 12288 |
Author: maliang |
Hits:
Description: vhdl实现的amba代码-realize the AMBA VHDL code
Platform: |
Size: 201728 |
Author: sk |
Hits:
Description: Camera Interface模块是视频输入转换存储模块。该模块一端接通用的video camera设备,另一端接AHB总线。实现了将Camera捕捉到的数据进行转换、并通过DMA存储到memory中。该IP支持ITU-R BT 601/656 8-bit 模式。支持YCbCr, RGB格式输入。可以将camera产生的YCbCr信号转换成24bit RGB 信号,然后下采样生成16bit RGB 5:6:5的LCD能直接读取显示的数据。该设备支持图像的镜像和翻转,以便适应手持式设备在移动环境中图像的捕捉。可变的同步信号极性使得可以兼容各种摄像头外设。Camera Interface兼容AMBA规范, AHB SLAVE接口,用于读取软件配置数据和设置数据存放地址和1帧数据占用的空间。-The Camera IP Core is small and flexible video data coverter. It is connected to a typical video camera ICs with 8-bit digital video data, Horizontal synchronization and Vertical synchronization signals. The core is connected through FIFO to a WISHBONE bus on the other side. Both sides of the core can operate at fully asynchronous clock frequencies. The Camera IP Core convertes 4:2:2 YCbCr video data (sometimes called YUV, but not totally the same Y is the same, while Cb and Cr are U and V multiplied by a constant) to a 24-bit RGB. 24-bit or 16-bit RGB data, downsampled from 24-bit RGB, is then sent to the system (video) memory, however conversion can also be by-passed. Interrupt can be generated after frame-buffer in system (video) memory is filled up or after setable number of horizontal lines written to frame-buffer.
Platform: |
Size: 32768 |
Author: 孙喆 |
Hits:
Description: this is a AMBA AHB code for master.
Platform: |
Size: 1024 |
Author: bhaskar |
Hits:
Description: amba ahb master decoder
Platform: |
Size: 1024 |
Author: bhaskar |
Hits:
Description: 这个一个基于amba总线的双端口ram的vhdl语言程序-The amba bus-based dual-port ram in vhdl language program
Platform: |
Size: 2048 |
Author: cws |
Hits:
Description: 这个一个基于amba总线的的vhdl语言程序描述,学习fpga总线开发的请看-The amba bus based on the procedures described in languages vhdl, fpga bus developed the study see
Platform: |
Size: 3072 |
Author: cws |
Hits:
Description: 这个一个基于amba总线的leon3处理器的vhdl语言程序描述,学习fpga总线开发的请看-The amba bus-based processor vhdl language leon3 procedures described in the study developed fpga see bus
Platform: |
Size: 2048 |
Author: cws |
Hits:
Description: AMBA VHDL源代码.讲解的很详细,看看有什么可以借鉴的地方。-AMBA VHDL sourse
Platform: |
Size: 35840 |
Author: wusheer |
Hits:
Description: ARM公司高级微控制器总线体系(Advanced Microcontroller Bus Architecture
AMBA )规范中文版,包括ASB,AHB,APB总线-Senior ARM microcontroller bus system (Advanced Microcontroller Bus Architecture AMBA) specification, including the ASB, AHB, APB bus
Platform: |
Size: 1077248 |
Author: 陶戈丹 |
Hits:
Description: AMBA总线结构的VHDL代码
AMBA总线VHDL代码范例-AMBA BUS example
Platform: |
Size: 6144 |
Author: Yan Sun |
Hits:
Description: AMBA 2.0 APB Example- SRAM -AMBA 2.0 APB Example- SRAM
Platform: |
Size: 1024 |
Author: Henry |
Hits:
Description: 用VHDL编写的AMBA总线的AHB代码-Written with the VHDL code for AMBA bus AHB
Platform: |
Size: 198656 |
Author: guoxiaojin |
Hits:
Description: amba总线桥:ahb to asb!verilog hdl文档加代码,非常全,soc-amba bus bridge: ahb to asb! verilog hdl code for the document plus a very full, soc
Platform: |
Size: 165888 |
Author: zhangyiyun |
Hits:
Description: AMBA AHB verilog Source code
Platform: |
Size: 195584 |
Author: Frank Chen |
Hits:
Description: 一个apb总线控制8253的verilog源代码,符合标准的amba 2.0的总线规范-A apb bus control 8253 of the verilog source code, amba 2.0 standard bus specification
Platform: |
Size: 107520 |
Author: 蔡搏 |
Hits:
Description: its shows the ip of amba ahb master in vhdl
Platform: |
Size: 23552 |
Author: sachin |
Hits: