Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - CDR FP

Search list

[VHDL-FPGA-Verilog] FPGA_bit_clock_data_recovery

Description: 基于FPGA的新型数据位同步时钟提取(CDR)实现方法-New FPGA-based data bit sync clock extraction (CDR) method
Platform: | Size: 93184 | Author: sam zeng | Hits:

CodeBus www.codebus.net