Welcome![Sign In][Sign Up]
Location:
Search - CIC ddc d

Search list

[VHDL-FPGA-Verilogcic

Description: 在MATLAB2007A/SIMULINK环境下用DSP BUILDER8.0实现了五级CIC,解决了溢出问题。生成了可用的VHDL文件。- DSP BUILDER8.0 A 5 stages CIC filer is realized in MATLAB2007A/SIMULINK by using DSP Builder 8.0.The overflow problem is resulved.Useful VHDL files are generated at last.
Platform: | Size: 1543168 | Author: hcq | Hits:

CodeBus www.codebus.net