Location:
Search - CPLD jtag
Search list
Description: JTAG仿真器CPLD -JTAG Emulator CPLD
Platform: |
Size: 345691 |
Author: 李秉 |
Hits:
Description: \\fpga cpld\\XILINXCPLD-JTAG \\fpga cpld\\XILINXCPLD-JTAG
Platform: |
Size: 63834 |
Author: 张孝贤 |
Hits:
Description: JTAG仿真器CPLD -JTAG Emulator CPLD
Platform: |
Size: 345088 |
Author: 李秉 |
Hits:
Description: 这是arm jtag仿真器的电路图,速度快,带有cpld。-This is the circuit diagram of arm jtag simulator,with high speed,cpld attatched.
Platform: |
Size: 1024 |
Author: 陈坚胜 |
Hits:
Description: JTAG CPLD实现源代码,比用简单并口调试器快5倍以上。
以前总觉得简单的并口jtag板速度太慢,特别是调试bootloader的时候,简直难以忍受。最近没什么事情,于是补习了几天vhdl,用cpld实现了一个快速的jtag转换板。cpld用epm7128stc100-15,晶振20兆,tck频率5兆。用sjf2410作测试,以前写50k的文件用时5分钟,现在则是50秒左右。tck的频率还可以加倍,但是不太稳定,而且速度的瓶颈已经不在tck这里,而在通讯上面了。
-JTAG CPLD source code than the simple parallel debugger five times faster. Before feel simple parallel port JTAG board is too slow, especially when debugging Bootloader, simply intolerable. No matter recently, so VHDL tutorial for a few days, with cpld to achieve a rapid conversion of JTAG board. Cpld with epm7128stc100-15, 20 Katherine crystal, the frequency tck 5 trillion. Sjf2410 used for testing, before the document was made with 50k at 5 minutes, now it is about 50 seconds. Tck frequencies can also doubled, but not too stable, but the rate has not tck bottleneck here, and in the above communications.
Platform: |
Size: 2048 |
Author: 李伟 |
Hits:
Description: XilinxJTAG.rar
xilinx CPLD,FPGA的JTAG口使用说明.-XilinxJTAG.rar Xilinx CPLD, FPGA JTAG I use.
Platform: |
Size: 431104 |
Author: |
Hits:
Description: 各种JTAG:包括ALTERA、ARM、AVR、LATTICE、S52、XILINX。-various JTAG include : Altera, ARM, AVR, LATTICE, S52, XILINX.
Platform: |
Size: 182272 |
Author: 郭shaojia |
Hits:
Description: turbo jtag CPLD source code
use altera EPM7128S
-turbo jtag CPLD source code use altera EPM7 128S
Platform: |
Size: 2048 |
Author: z8848 |
Hits:
Description: usb_cpld_code.zip usbjtag - Variations on the implementation of a USB JTAG adapter.-usb_cpld_code.zip usbjtag-o Variations n the implementation of a USB JTAG adapter.
Platform: |
Size: 26624 |
Author: david |
Hits:
Description: 网上流传的usb_blaster原理图里的CPLD源码,主要是实现usb时序转换成JATG时序输出!-spreading online usb_blaster tenets of the CPLD Ituri source, usb key is timing converted into JATG sequential output!
Platform: |
Size: 52224 |
Author: 冯海 |
Hits:
Description: ARM和CPLD的JTAG的原理图,以及PCB图,为公司做的,顺便发出来,有需要的可以下栽-ARM and CPLD schematic diagram of the JTAG and the PCB map, to do for the company, and the way it comes, there is a need can下栽
Platform: |
Size: 608256 |
Author: 张金辉 |
Hits:
Description: 直接应用USB接口,对FPGA/CPLD等芯片的下载。便于用手提电脑的玩家使用。大家可以里面有单片机的源程序和PLD的下载程序。-Direct application of USB interface on the FPGA/CPLD chip, such as downloads. Easy to use laptop computers to use the player. Everyone can have MCU inside and PLD source of the download process.
Platform: |
Size: 21504 |
Author: feng |
Hits:
Description: \fpga cpld\XILINXCPLD-JTAG \fpga cpld\XILINXCPLD-JTAG
Platform: |
Size: 63488 |
Author: 张孝贤 |
Hits:
Description: CPLD ARM等JTAG下载线,ISP编程使用,Protell99格式-CPLD ARM, such as JTAG download cable, ISP programming use, Protell99 format
Platform: |
Size: 181248 |
Author: 徐松涛 |
Hits:
Description: 这是自制altera usb_blaster所用到的CPLD程序,用VHDL语言写的。
Platform: |
Size: 2048 |
Author: wdy2004 |
Hits:
Description: 本人自己制作的JTAG下载线,只用了一片244,可以支持ARM9、Cortex™ -M3、CPLD、FPGA、89S52等。目前这些已经测试通过。性能稳定。但是注意74LS244和74HC244在性能上可能会有些区别-I own the JTAG download cable, only a 244, can support the ARM9, Cortex
Platform: |
Size: 9216 |
Author: 刘意 |
Hits:
Description: CPLD程序,ALTERA公司的EPM7128SLC84-10,PLCC84封装,已经调试过的程序,包含仿真文件,波形文件,VHDL语言程序,电路图以及PCB板和系统原理图,非常有用,尤其是初学EDA和CPLD、FPGA器件的人-CPLD procedures, ALTERA Corporation EPM7128SLC84-10, PLCC84 package, has been testing the procedure, including the simulation files, wave files, VHDL language program, circuit boards and systems, as well as PCB schematics, very useful, especially the beginner EDA and the CPLD, FPGA devices were
Platform: |
Size: 155648 |
Author: xiaobo |
Hits:
Description: FPGA、CPLD芯片的usb数据下载线,下载速度是并口的5位,内有原理图用程序-FPGA, CPLD chip usb data download lines, download speed is the parallel port of the five, with a schematic diagram of procedures in
Platform: |
Size: 234496 |
Author: 李聚光 |
Hits:
Description: FPGA或者CPLD通过JTAG接口对FLASH进行读写的资料。非常有用-Programming Flash Memory from FPAGs and CPLDs Using the JTAG Port. Very useful
Platform: |
Size: 305152 |
Author: superstar |
Hits:
Description: CPLD最小系统原理图,包括电源,JTAG-CPLD minimum system diagram, including the power supply, JTAG
Platform: |
Size: 56320 |
Author: 可乐 |
Hits: