Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - DDRSDRAM

Search list

[Other resource] DDRSDRAM

Description: DDR sdram 包含的完整的源码,仿真的相关文件
Platform: | Size: 1021984 | Author: 飞翔 | Hits:

[Other resource] DDRSDRAM

Description: 基于FPGA 实现DDR SDRAM的控制器
Platform: | Size: 474402 | Author: 张宁 | Hits:

[Technology Management] DDRSDRAM外文翻译

Description:
Platform: | Size: 415232 | Author: auljdy | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM

Description: DDR sdram 包含的完整的源码,仿真的相关文件-DDR sdram contains complete source code, simulation of the relevant documents
Platform: | Size: 1021952 | Author: 飞翔 | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM

Description: 基于FPGA 实现DDR SDRAM的控制器-FPGA-based realization of DDR SDRAM controller
Platform: | Size: 474112 | Author: 张宁 | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM

Description: DDR SDRAM的资料，有兴趣的朋友可以下下来-DDR SDRAM information, interested to see friends down under
Platform: | Size: 73728 | Author: sy | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM

Description: DDR SDRAM的veilog hdl程序，经过验证 效果不错-DDR SDRAM' s veilog hdl procedures, good results verified
Platform: | Size: 475136 | Author: 寒心雪林 | Hits:

[VHDL-FPGA-Verilog] FPGA_DDR_SDRAMverilog

Description: 基于Xilinx FPGA的DDRSDRAM的Verilog控制代码，使用的FPGA为Virtex-4，实现对DDRSDRAM的简单控制（对一系列地址的写入和读取）。-Xilinx FPGA-based DDRSDRAM the control of the Verilog code, the use of the FPGA for the Virtex-4, to achieve a simple DDRSDRAM control (on a series of addresses to write and read).
Platform: | Size: 477184 | Author: 姜琰俊 | Hits:

[Editor] DDRSDRAM

Description: DDR SDRAM设计及调试经验总结.pdf
Platform: | Size: 338944 | Author: arens09 | Hits:

[Other] ddrsrdram

Description: ddrsdram的中文说明书，很详细，对初学者很有用-ddr sdram
Platform: | Size: 417792 | Author: 肖娟 | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM

Description: 用vdhl编写的DDR sdram控制器，采用模块化编写，条理清楚，注解详细，附有存储器的说明。-the ddr sdram controller base vhdl
Platform: | Size: 476160 | Author: tangjieling | Hits:

[VHDL-FPGA-Verilog] DDRSDRAM_DDR2SDRAM_controller

Description: 适用于DDRSDRAM和DDR2SDRAM的控制器的设计-Applicable DDRSDRAM and DDR2SDRAM the controller design
Platform: | Size: 1977344 | Author: alins | Hits:

[Software Engineering] DDRSDRAM

Description: HOW_TO_USE_DDR_SDRAM_-_User s_Manual.pdf
Platform: | Size: 473088 | Author: Mike | Hits:

[Embeded-SCM Develop] neral-Ten

Description: 一种DDRSDRAM通用测试电路的设计与实现A DDRSDRAM General Test Circuit Design and Implementation-A DDRSDRAM General Test Circuit Design and Implementation
Platform: | Size: 346112 | Author: mylove75 | Hits:

[VHDL-FPGA-Verilog] FPGASDRAMverilog

Description: 一个基于Xilinx FPGA的DDRSDRAM的Verilog控制代码，使用的FPGA为Virtex完整源代码。-A Xilinx FPGA-based control DDRSDRAM the Verilog code for the Virtex FPGA using the full source code.
Platform: | Size: 475136 | Author: 召唤 | Hits:

[VHDL-FPGA-Verilog] Design-Of-DDR-SDRAM-Using-Verilog-HDL

Description: implementation of ddrsdram
Platform: | Size: 6144 | Author: steiner | Hits:

[Windows Develop] XFPGA_DDR_SDRi

Description: 基于Xilinx FPGA的DDRSDRAM的Verilogg控制代码，使用的FPGA为Virtex. -Based on Xilinx FPGA' s DDRSDRAM Verilogg control code, the use of FPGA as the Virtex.
Platform: | Size: 478208 | Author: ttian1000 | Hits:

[VHDL-FPGA-Verilog] ddr_sdram

Description: 对ddrsdram操作，用VHDL语言实现，read，write的接口电路控制-Erase operation to read and write on the ddrsdram
Platform: | Size: 3072 | Author: 王伯祥 | Hits:

[Software Engineering] DDRSDRAM

Description: 基于VHDL的DDR SDRAM控制器的设计，实现数据的读写功能，迸发长度分为2，4，8-Based on the VHDL DDR SDRAM controller design, implementation of data read and write capabilities, burst into the length of 2, 4, 8
Platform: | Size: 823296 | Author: zhangjiefei | Hits:

[Other] ddrsdram

Description: 一个ddrsdram时序约束文件的例子，对于fpga新手来说，是个不错的参考学习的资料-Example of of a ddrsdram timing constraints file, for fpga novice, is a good reference for learning the information
Platform: | Size: 4096 | Author: 钱雪荣 | Hits:
« 12 »

CodeBus www.codebus.net