Welcome![Sign In][Sign Up]
Location:
Search - DE2 SEG VHDL

Search list

[VHDL-FPGA-Verilogspeed_measure_on_7_segment

Description: Period method of frequency measuring (change constant to speed measure). DE2 Board Quartus project. Input signal on GPIO, result on 7seg, start/stop with key[0].
Platform: | Size: 40960 | Author: shaitan | Hits:

CodeBus www.codebus.net