Search - ECC Verilog

[VHDL-FPGA-Verilog] hamming_decoder

Description: 汉明编码和解码的VHDL程序，直接解压就可以了-Hamming encoding and decoding process of VHDL, can be directly extracted a
Platform: | Size: 1024 | Author: 李成军 | Hits:

[Other Embeded program] ECC_program

Description: ecc 算法实现和纠错 1。nand_trans_result函数是实现ecc的行校验 2。nand_calculate_ecc函数是实现ecc的列校验 3。nand_correct_data函数实现1bit纠错-ecc algorithm and error-correcting one. nand_trans_result function is to achieve parity 2 rows ecc. ecc realize nand_calculate_ecc function is checking out the 3. 1bit error correction function nand_correct_data realize
Platform: | Size: 1024 | Author: czhwin99 | Hits:

[Crack Hack] ECDSA_Verilog

Description: 椭圆曲线加解密算法的verilog实现，帮助初学者有效理解ECC算法。-Elliptic curve encryption and decryption algorithm verilog implementation, to help beginners understand the ECC algorithm is effective.
Platform: | Size: 3072 | Author: 张勇奇 | Hits:

[Crack Hack] ECC

Description: 我整理的ECC加密算法，源码和C实现的理论指导，有这个可以做出ECC加密算法-I am finishing ECC encryption algorithm, source and C to achieve the theoretical guidance, it can make ECC encryption algorithm
Platform: | Size: 831488 | Author: oliver | Hits:

[VHDL-FPGA-Verilog] NAND_Flash_Controller

Description: FPGA实现的NandFlash控制器（带ECC）文档+源代码。-FPGA implementation NandFlash controller (with ECC) document+ source code.
Platform: | Size: 1587200 | Author: 李银 | Hits:

[VHDL-FPGA-Verilog] ECC_check

Description: 实现对三星nand Flash的存储信息的错误检测，实现一位纠错，两位检错-ECC check 1bit correct 2bit check Samsung nand Flash
Platform: | Size: 1506304 | Author: xidian | Hits:

[VHDL-FPGA-Verilog] ecc

Description: For implementing the Hamming coding in verilog or VHDL
Platform: | Size: 132096 | Author: test | Hits:

[VHDL-FPGA-Verilog] NandFlash-FPGA-controller(ECC)

Description: 该压缩包包括NAND FLASH（美光）的FPGA控制器的原理及VHDL源码，非常具有参考价值。-The archive includes NAND FLASH (Micron) the principle of the FPGA and VHDL source code control, very valuable reference.
Platform: | Size: 1587200 | Author: 张明利 | Hits:

[VHDL-FPGA-Verilog] -Elliptic

Description: We present elliptic curve cryptography (ECC) coprocessor, which is dual-field processor with projective coordinator. We have implemented architecture for scalar multiplication, which is key operation in elliptic curve cryptography. Our coprocessor can be adapted both prime field and binary field, also contains a control unit with 256 bit serial and parallel operations , which provide integrated highthroughput with low power consumptions. Our scalar multiplier architecture operation is perform base on clock rate and produce better performance in term of time and area compared to similar works. We used Verilog for programming and synthesized using Xilinx Vertex II Pro devices. Simulation was done with Modelsim XE 6.1e, VLSI simulation software from Mentor Graphics Corporation especially for Xilinx devices.
Platform: | Size: 116736 | Author: 陳曉慧 | Hits:

Category

Source Code

Web/Internet

Develop Tools

Document

Other

Search in results

OS

Platform

Language

File Type

Search list

[VHDL-FPGA-Verilog] hamming_decoder

[Other Embeded program] ECC_program

[Crack Hack] ECDSA_Verilog

[Crack Hack] ECC

[VHDL-FPGA-Verilog] NAND_Flash_Controller

[VHDL-FPGA-Verilog] ECC_check

[VHDL-FPGA-Verilog] ecc

[VHDL-FPGA-Verilog] NandFlash-FPGA-controller(ECC)

[VHDL-FPGA-Verilog] -Elliptic

[Crack Hack] rtl_wangjiangxing

[Crack Hack] ecc_verilog code

[VHDL-FPGA-Verilog] ECC

[VHDL-FPGA-Verilog] 2bit_ecc

[VHDL-FPGA-Verilog] Hamming-ECC-master

CodeBus www.codebus.net