Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA/CPLD

Search list

[Software Engineering] FPGA.CPLD

Description: fpga cpld 常见模块设计，包括基于fpga 的全数字锁向环，基于fpga cpld 的半整数分频器的设计等，很有用-fpga cpld common module design, including fpga-based all-digital locks to the ring, Based on the semi-fpga cpld integer divider design and useful
Platform: | Size: 794172 | Author: 黎莉 | Hits:

[Embeded-SCM Develop] FPGA-CPLD-Develop

Description: EDA高手入门必看，FPGA-CPLD-开发流程。
Platform: | Size: 642037 | Author: 威威 | Hits:

[Embeded-SCM Develop] cpld技术及其应用

Description: 详细介绍了cpld技术的基础知识及其应用开发原理。--It describes the base of cpld technology and how it is used in application development.
Platform: | Size: 5933056 | Author: 123 | Hits:

[VHDL-FPGA-Verilog] MC8051 IP Core

Description: 8051的IP软核，使用硬件描述语言编写，可以下载到FPGA/CPLD中作为片上系统的处理器-8051 IP soft-core, the use of hardware description language can be downloaded to the FPGA/CPLD as a system-on-chip processor
Platform: | Size: 532480 | Author: zy | Hits:

[Books] fpga 和 cpld入门教程

Description: 本教程定位于FPGA/CPLD的快速入门。以ALTERA公司的芯片和相应的开发软件为目标载体进行阐述，本教程阐述了ALTERA主要系列芯片PLD芯片的结构和特点以及相应的开发软件MAX和Plusa和Quartus的使用-position in the handbook FPGA/CPLD Quick Start. With Altera's chips and the corresponding development of software for the target vector elaborate, the tutorials explain the main chips Altera PLD chips on the structure and characteristics of the corresponding software development MA Plusa and X and the use Quartus
Platform: | Size: 4328448 | Author: 小易 | Hits:

[VHDL-FPGA-Verilog] 100Examples

Description: 有关于VHDL举例,FPGA/CPLD的运用方面的例子-for example VHDL, FPGA/CPLD to the use of the example
Platform: | Size: 198656 | Author: 许宏亮 | Hits:

[VHDL-FPGA-Verilog] Altera_uart_Verilog

Description: FPGA/CPLD应用,uart的Verilog HDL原码-FPGA/CPLD applications, UART Verilog HDL source
Platform: | Size: 10240 | Author: cyberworm | Hits:

[Embeded-SCM Develop] FPGACPLD

Description: 学习FPGA CPLD的入门文档，比较适合初学者-learning portal CPLD FPGA files, suitable for beginners
Platform: | Size: 191488 | Author: 刘东 | Hits:

[Software Engineering] FPGA.CPLD

Description: fpga cpld 常见模块设计，包括基于fpga 的全数字锁向环，基于fpga cpld 的半整数分频器的设计等，很有用-fpga cpld common module design, including fpga-based all-digital locks to the ring, Based on the semi-fpga cpld integer divider design and useful
Platform: | Size: 793600 | Author: 黎莉 | Hits:

[Embeded-SCM Develop] CPLD(FPGA)design

Description: CPLD(FPGA)的开发与应用，一本非常值得一看的书籍。-CPLD (FPGA) the development and application of a very eye-catcher of books.
Platform: | Size: 8061952 | Author: 毛毛 | Hits:

[Software Engineering] cpldfpga

Description: 详细描述了在FPGA/CPLD设计过程中应注意的地方,和如何提高设计效率,对FPGA设计者有很好的帮助-detailed description of the FPGA/CPLD design process should be noted, and how to improve design efficiency and FPGA designers to have a good help
Platform: | Size: 98304 | Author: qutao88 | Hits:

[Embeded-SCM Develop] fpga_digit_serial_arithmetic_1

Description: fpga/CPLD开发管理Digit-Serial DSP Functions-fpga/CPLD Development and Management of Digit-Serial DSP Functions
Platform: | Size: 2659328 | Author: liuandy | Hits:

[Embeded-SCM Develop] FPGA-CPLD-Develop

Description: EDA高手入门必看，FPGA-CPLD-开发流程。-EDA players see entry, FPGA-CPLD-development process.
Platform: | Size: 642048 | Author: 威威 | Hits:

[Embeded-SCM Develop] FPGADesignGuide

Description: FPGA/CPLD设计指导准则。如基本设计原则，设计思想，基本操作技巧，常用模块。有意识地利用这些原则方法指导工作学习，可以取得事倍功半的效果。-FPGA/CPLD design guidelines. Such as basic design principles, design ideas, basic operating skills, commonly used modules. Conscious use of these principles to guide the work of learning and achieve very little effect can be achieved.
Platform: | Size: 2974720 | Author: Jenny | Hits:

[Embeded-SCM Develop] vspi_VHDL

Description: FPGA/CPLD VHDL语言实现SPI，拥有两种模式，FPGA/CPLD即可工作在主机模式，又可工作在从机模式 -FPGA/CPLD VHDL language SPI, have the two models, FPGA/CPLD can work in host mode, but also work in slave mode
Platform: | Size: 248832 | Author: 张焱 | Hits:

[VHDL-FPGA-Verilog] VGA_example

Description: FPGA/cpld 控制显示器显示 VHDL源码 内有测试程序-FPGA/cpld control display VHDL source code, there are test procedures
Platform: | Size: 963584 | Author: 张焱 | Hits:

[VHDL-FPGA-Verilog] veriloghdl

Description: 来自精益求精的德国人讲授的VERILOG课件，想接触FPGA/CPLD开发的人是必看的课件。
Platform: | Size: 4944896 | Author: 王方 | Hits:

[Embeded-SCM Develop] FHT_example

Description: < ALTERA FPGA/CPLD 高级篇>>光盘资料中 体会“面积和速度的平衡与互换” 例程-<ALTERA FPGA/CPLD senior articles>> CD-ROM in the experience of the size and speed of balance and the exchange of routine
Platform: | Size: 229376 | Author: shicheng342 | Hits:

[Embeded-SCM Develop] DDRinterface

Description: 《ALTERA FPGA/CPLD高级篇》高速DDR存储器数据接口设计实例- ALTERA FPGA/CPLD High chapter high-speed DDR memory data interface design example
Platform: | Size: 24576 | Author: shicheng342 | Hits:

[Other] Altera-FPGA-CPLD-design-(basedonarticles)

Description: Altera FPGA-CPLD设计(基础篇），PDF格式，适合初学者入门。介绍了器件和设计工具，包括大量应用实例-Altera FPGA-CPLD design (based on articles), PDF format, suitable for beginners entry. Introduced the design of devices and tools, including a large number of application examples
Platform: | Size: 22092800 | Author: 宋大力 | Hits:
« 12 3 4 5 6 7 8 9 10 ... 38 »

CodeBus www.codebus.net