Search - FPGA verilog UA

Search - FPGA verilog UA - List

[Other Embeded program] uart_rx DL : 0: actel A3P250 fpga用VERILOG HDL语言实现串口功能的源代码-actel A3P250 fpga with VERILOG HDL Serial functional language source code
Update : 2025-02-17 Size : 521kb Publisher : wuqj
[VHDL-FPGA-Verilog] FPGA_UART DL : 0: 异步通信串行口设计实例，很实用。比较经典。-Asynchronous serial port communications design example, it is practical. Comparison of the classic.
Update : 2025-02-17 Size : 482kb Publisher : 王网
[VHDL-FPGA-Verilog] S7_UART DL : 0: 利用FPGA实现串口通信，很好的学习资料尤其是对 verilog不熟的朋友-FPGA realization of the use of serial communications, a very good learning materials especially in the wake of a friend Verilog
Update : 2025-02-17 Size : 458kb Publisher : 杜菲