Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA SDR

Search list

[Other resource] ref-sdr-sdram-vhdl

Description: DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M
Platform: | Size: 776642 | Author: 张涛 | Hits:

[Other] ref-sdr-sdram-vhdl

Description: FPGA连接SDRAM的源程序，VHDL语言实现，功能基本完全。应用效果好。
Platform: | Size: 731727 | Author: young | Hits:

[Embeded-SCM Develop] altera

Description: FPGA研讨会的一些问题集！-some of the problems set!
Platform: | Size: 398336 | Author: 林建加 | Hits:

[VHDL-FPGA-Verilog] ref-sdr-sdram-vhdl

Description: DDR控制器的VHDL源代码.采用FPGA实现DDR接口控制器,适用于Altera的FPGA,最高频率可到100M-DDR controller VHDL source code. Using FPGA DDR interface controller, applicable to Altera FPGA, the highest frequency available 100M
Platform: | Size: 776192 | Author: 张涛 | Hits:

[VHDL-FPGA-Verilog] ref-sdr-sdram-verilog

Description: 本代码是用VRILOG语言写的SDRAM的控制器的标准代码,供开发SARM参考.-this code is used to write the language VRILOG SDRAM controller standard code for the development of SARM reference.
Platform: | Size: 776192 | Author: 汪旭 | Hits:

[VHDL-FPGA-Verilog] 发布15个Altera的IP的源码

Description: ALTERA的FPGA的IP核的源代码,为使用ALTERA的FPGA的相关设计提供参考.-Altera FPGA IP core of the source code for the use of Altera FPGA design to provide the relevant information.
Platform: | Size: 49152 | Author: 汪旭 | Hits:

[File Format] ALTERA器件选型手册

Description: ALTERA器件选型手册 对初学者学习FPGA比较有用-Altera device manual for beginners to learn more useful FPGA
Platform: | Size: 706560 | Author: 陈友荣 | Hits:

[Documents] FPGASDR

Description: 详细论述FPGA在软件无线电技术实现系统中的应用-detail FPGA in software radio technology system of
Platform: | Size: 87040 | Author: 冯嘉兴 | Hits:

[Other] ref-sdr-sdram-vhdl

Description: FPGA连接SDRAM的源程序，VHDL语言实现，功能基本完全。应用效果好。-FPGA connected SDRAM source, VHDL language, the basic function fully. Application effective.
Platform: | Size: 732160 | Author: young | Hits:

[Software Engineering] HIGHSPEEDDIGITALDOWNFREQUENCYTRANSFORMbasedonnewty

Description: 介绍了一种基于新型FPGA的高速数字下变频的实现方法 它充分利用数字下变频的优化算法以及FPGA领域的新技术去除由于数据速率过高而造成的各种瓶颈,极大地减少了计算量 和FPGA片内资源的消耗.-Introduce a new type of FPGA-based high-speed digital down conversion method which realize the full advantage of digital down conversion of the optimization algorithm, as well as the field of FPGA as a result of new technology to remove data rate is too high and caused by the bottleneck, greatly reducing the computation and FPGA chip resource consumption.
Platform: | Size: 622592 | Author: 戈立军 | Hits:

[Software Engineering] sdrsdramuse

Description: 一篇讲解ALTERA的FPGA如何实现SDR SRAM的指导文章。很有指导意义。-ALTERA s FPGA on a how to achieve the guidance of SDR SRAM articles. Great guiding significance.
Platform: | Size: 701440 | Author: kurt | Hits:

[VHDL-FPGA-Verilog] H1wQqGvI

Description: 详细介绍了ALTERA器件的IP CORE以及如何使用SDR SDRAM CONTROL-Described in detail ALTERA device IP CORE and how to use SDR SDRAM CONTROL
Platform: | Size: 777216 | Author: 黄辉辉 | Hits:

[VHDL-FPGA-Verilog] SDR_SDRAM_controler_verilog

Description: 可以用的通用SDRAM控制器,可以用在FPGA上,是SDR类型的-Can use the generic SDRAM controller can be used in the FPGA, the SDR is the type of
Platform: | Size: 9216 | Author: 郑宏超 | Hits:

[VHDL-FPGA-Verilog] (fpga)sdram

Description: verilog 代码，读写SDRAM 不带仿真，需要自己编写测试文件-Verilog code, read and write SDRAM simulation without the need to prepare their own test documentation
Platform: | Size: 19935232 | Author: ch | Hits:

[VHDL-FPGA-Verilog] Hardware_Speedup_DSP_FPGA

Description: 现场可编程门阵列（FPGA）已经不再单纯应用在芯片与系统之间的直接互联层，在软件无线电（SDR）中，FPGA逐渐用做通用运算架构来实现硬件加速单元，在降低成本和功耗的基础上提升性能表现。SDR调制解调器的典型实现包括通用处理器（GPP）、数字信号处理器（DSP）和FPGA。而且，FPGA架构可以结合专用硬件加速单元，用来卸载GPP或DSP。软核微处理器可以结合定制逻辑，扩展其内核，也可以将分立的硬件加速协处理器添加到系统中。此外，还可将通用布线资源放在FPGA中，这些硬件加速单元可以并行运行，进一步增强系统的整体运算输出能力-Field programmable gate array (FPGA) is no longer a simple chip and system used in the direct interconnection between the layers, in the Software Defined Radio (SDR) in, FPGA increasingly used as general-purpose computing architecture to achieve hardware acceleration units to reduce costs in and power consumption based on the performance upgrade. SDR modem to achieve a typical general-purpose processor, including (GPP), digital signal processor (DSP) and FPGA. Moreover, FPGA architecture can be combined with dedicated hardware acceleration units to uninstall GPP or DSP. Soft-core microprocessors can combine custom logic and to expand its core, it can be the separation of hardware-accelerated co-processor added to the system. In addition, resources can also be placed on general-purpose FPGA routing, these hardware acceleration units can be run in parallel, to further enhance the overall computing system, the output capacity
Platform: | Size: 261120 | Author: gg | Hits:

[VHDL-FPGA-Verilog] SDR

Description: FPGA based implementation of a SDR - codes in Verilog HDL for the processor and control.-FPGA based implementation of a SDR- codes in Verilog HDL for the processor and control.
Platform: | Size: 6144 | Author: Sirisha | Hits:

[Other] SDR-SDRAM-ctl1

Description: SDR SDRAM控制器，FPGA vhdl代码-SDR SDRAM Controller
Platform: | Size: 718848 | Author: | Hits:

[Program doc] SDR

Description: FPGA implementation of software defined radio,very good one for those who want to implement it on FPGa
Platform: | Size: 800768 | Author: canbruce luwang | Hits:

[VHDL-FPGA-Verilog] FPGA-using-for-SDR

Description: FPGA在软件无线电设计中的应用，AD、DA，FIR、CIC的设计-FPGA SDR
Platform: | Size: 23131136 | Author: luhb | Hits:

[Other] PicoZed-SDR

Description: fpga sdr development tools very tiny and low power-fpga sdr development
Platform: | Size: 2305024 | Author: 王建昌 | Hits:
« 12 »

CodeBus www.codebus.net