Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - FPGA controller PS2

Search list

[Other resource] ps2core

Description: 一个ps2键盘鼠标的Host Controller。实现接收键盘及鼠标发送的数据的要求。基于FPGA。
Platform: | Size: 20717 | Author: 颜新卉 | Hits:

[VHDL-FPGA-Verilog] ps2_verilog

Description: ps2_键盘控制器源码verilog源码，是一个不错的代码-ps2_ keyboard controller Verilog source code, is a good code
Platform: | Size: 13312 | Author: 高鹏 | Hits:

[VHDL-FPGA-Verilog] ps2core

Description: 一个ps2键盘鼠标的Host Controller。实现接收键盘及鼠标发送的数据的要求。基于FPGA。-A ps2 keyboard and mouse of the Host Controller. Realize receive keyboard and mouse to send data requirements. Based on the FPGA.
Platform: | Size: 20480 | Author: 颜新卉 | Hits:

[VHDL-FPGA-Verilog] FINAL

Description: MESSENGER BETWEEN 2 FPGA WITH PS2 KEYBOARD CONTROLLER AND VGA CONTROLLER USING SERIAL TRANSMISION
Platform: | Size: 749568 | Author: cesarchirri | Hits:

[VHDL-FPGA-Verilog] PS2_kebord_controller

Description: PS2键盘控制器的VHDL源码，用FPGA直接读取键盘的输入并显示。-PS2 keyboard controller VHDL source code, with a direct FPGA to read keyboard input and displayed.
Platform: | Size: 845824 | Author: ilovethisgam | Hits:

[VHDL-FPGA-Verilog] ps2verilog

Description: 本程序实现了基于FPGA的PS2键盘控制器，主机即FPGA读取键盘的键码然后解码输出到上位机（串口调试助手）显示，用户友好，调试方便，-This program implements the PS2 keyboard controller based on FPGA, the FPGA reads the keyboard master key code and then decode the output to the host computer (serial debugging assistant) shows, user-friendly and easy commissioning
Platform: | Size: 311296 | Author: 张扬 | Hits:

[Linux driver] ps2.tar

Description: Alter NIOSII Avalon bus ,PS/2 host controller with initialization code. -FPGA proven. This controller support hot plug. Please read reg_file.v for register setting.
Platform: | Size: 5120 | Author: charlie | Hits:

[VHDL-FPGA-Verilog] NIOSII_VGA_Controller

Description: Nios II VGA Controller with DMA The Nios II VGA Controller with DMA is an SOPC Builder component which can be added to any SOPC Builder system to provide VGA display capability. The controller is capable of displaying the following resolutions: • 640 x 480 • 800 x 600 • 1024 x 768 All resolutions can be displayed in either 16 or 24-bit color. Resolution and color depth settings are configurable in the VGA Controller configuration wizard in SOPC Builder. The controller was designed for use with the Lancelot daughter card, available Microtronix. The Lancelot card features a Texas Instruments THS8134 video digital to analog converter (DAC) with a VGA output connector, allowing display to a VGA monitor. Also on the card are two PS2 connectors and a 1/8”audio jack. The Lancelot card attaches to the prototype headers of Nios II development boards allowing it to be driven by FPGA pins. -Nios II VGA Controller with DMA The Nios II VGA Controller with DMA is an SOPC Builder component which can be added to any SOPC Builder system to provide VGA display capability. The controller is capable of displaying the following resolutions: • 640 x 480 • 800 x 600 • 1024 x 768 All resolutions can be displayed in either 16 or 24-bit color. Resolution and color depth settings are configurable in the VGA Controller configuration wizard in SOPC Builder. The controller was designed for use with the Lancelot daughter card, available Microtronix. The Lancelot card features a Texas Instruments THS8134 video digital to analog converter (DAC) with a VGA output connector, allowing display to a VGA monitor. Also on the card are two PS2 connectors and a 1/8”audio jack. The Lancelot card attaches to the prototype headers of Nios II development boards allowing it to be driven by FPGA pins.
Platform: | Size: 59392 | Author: Mr | Hits:

[VHDL-FPGA-Verilog] Zet-1.3.1

Description: 在单片FPGA上实现九十年代初期PC，可安装Windows3.1及其他DOS系统。SOC中包含以80286(cpu),中断控制器,显示控制器(VGA),声音控制器,PS2(鼠标，键盘)等。是了解计算机历史变迁及学习SOC设计的重要资料！(ZET aims to implement an early 90`s PC on FPGA.Which include a 80286(cpu),interrupt controller,display card(VGA),sound card,PS2 interface .)
Platform: | Size: 2487296 | Author: VectorIII | Hits:

CodeBus www.codebus.net