CodeBus
www.codebus.net
Search
Sign in
Sign up
Hot Search :
Source
embeded
web
remote control
p2p
game
More...
Location :
Home
Search - FPGA h 264
Main Category
SourceCode
Documents
Books
WEB Code
Develop Tools
Other resource
Search - FPGA h 264 - List
[
Other resource
]
soft.php
DL : 0
跳转在 FPGA 上实现H.264/AVC 视频编码标准-Jump on FPGA achieve H.264/AVC Video Coding Standard
Update
: 2008-10-13
Size
: 791byte
Publisher
:
布莱尔
[
Other resource
]
FPGAJPEGCODING
DL : 0
motionjpeg的FPGA编码实现,有点老了,但是可以参考.有些东西和h.264是差不多的.-motionjpeg FPGA Coding, a bit old, but the reference. Some things and h.264 is roughly the same.
Update
: 2008-10-13
Size
: 373.76kb
Publisher
:
喻袁洲
[
Other
]
H.264decoder
DL : 0
研究h.264解码器的优化方法,以及分析浪费时间多的模块 -study of optimization methods, and analysis of a waste of time and more modules
Update
: 2025-02-17
Size
: 4.48mb
Publisher
:
王全明
[
Software Engineering
]
FPGA_H.264%AVC_standard
DL : 0
利用FPGA开发实现H。264和AVC的视频标准,参考使用。-FPGA development over H. And the 264 AVC video standards, use and reference.
Update
: 2025-02-17
Size
: 203kb
Publisher
:
施生
[
Program doc
]
AVS.RAR
DL : 0
文章比较了H.264和AVS两个标准在运动补偿中运动矢量预测算法的差别, 提出了一种实现H.264 中 主档次(main pmille)下的第4级别(1evel 4)和AVS中的基准档次面向高清应用时运动矢量预测复用的硬件结构。 提出了一种新颖的缓存管理更新机制.极限情况下用于运动矢量的片上缓存大小减少了75% 。用FPGA验证结果 表明资源占用情况是单独实现AVS的2.3倍,是单独同时实现两个标准的70%。能实现对1080i 30Hz高清图像实 时解码。-Article compares the H. 264 and AVS standards in the two motion compensation algorithm in the motion vector prediction difference, a realization of H. 264 in the main level (main pmille) under section 4 level (1evel 4) and AVS in the benchmark grade of application-oriented high-definition motion vector prediction reuse the hardware structure. A novel cache management update mechanism. Limit used for motion vectors on-chip cache size reduction of 75. The results show that the use of FPGA resources to verify the occupancy of a separate AVS realize 2.3 times, both individually and at the same time realize the standard 70. Can realize high-definition images to 1080i 30Hz real-time decoding.
Update
: 2025-02-17
Size
: 269kb
Publisher
:
宋恋
[
Streaming Mpeg4
]
x264
DL : 0
x264视频编解码源代码。x264是H.264标准的一种实现,与JM相比更适合与应用,因为JM主要是与标准更接近,所以便于学习,而x264做了很多的优化。-x264 video codec source code. x264 is a standard H.264 to achieve, compared with the JM and application of more suitable, because JM is much closer to standard, so easy to learn and the x264 has done a lot of optimization.
Update
: 2025-02-17
Size
: 467kb
Publisher
:
liuliang
[
Streaming Mpeg4
]
H.264
DL : 0
本书在介绍数字视频和视频编码的基本原理基础上,论述了H264的特点、编码器原理、解码器原理以及编解码器的实现方案。-This book, introducing digital video and video encoding based on the basic principles, discusses the characteristics of H264, encoder principle, the principle of the decoder and codec realization of the program.
Update
: 2025-02-17
Size
: 10.51mb
Publisher
:
许菀纯
[
Streaming Mpeg4
]
h264_deblock_ds592
DL : 0
h264_deblock_ds592 FPGA development file for H.264 decoder
Update
: 2025-02-17
Size
: 388kb
Publisher
:
lutian
[
Other
]
NIOS2full
DL : 0
nios ii 完整版教程,学习fpga,实现32位处理器的嵌入式系统-nios ii full version of tutorial, learning fpga, realize 32-bit processors, embedded systems
Update
: 2025-02-17
Size
: 1.67mb
Publisher
:
wuchangyu
[
Other
]
src
DL : 0
a H.264/AVC Baseline Decoder,用FPGA来实现的编码和解码等等内容-a H.264/AVC Baseline Decoder, use FPGA to realize the encoding and decoding the content and so on
Update
: 2025-02-17
Size
: 148kb
Publisher
:
张木
[
Streaming Mpeg4
]
CAVLC
DL : 0
H.264 CAVLC硬體原始碼下載,內附測試檔案。-H.264 CAVLC Hardware Verilog source code
Update
: 2025-02-17
Size
: 3.12mb
Publisher
:
李昆憲
[
2D Graphic
]
H.264Decoder
DL : 0
H.264解码器,用verilog写成,可以在FPGA上实现baseline的264解码-H.264 decoder, written with verilog, can be achieved in the FPGA on the baseline of 264 decoding
Update
: 2025-02-17
Size
: 4.87mb
Publisher
:
sunwind
[
VHDL-FPGA-Verilog
]
UART
DL : 0
用硬件描述语言实现的uart的IPcore,有详细的注释和测试文件-Hardware description language of the H.264 encoder, detailed notes and test files
Update
: 2025-02-17
Size
: 22kb
Publisher
:
wt
[
VHDL-FPGA-Verilog
]
H.264decodeVerilog
DL : 0
基于FPGA的EDA设计技术,用Verilog硬件设计语言解压缩H.264格式的视频压缩文件。-FPGA-based EDA design, using Verilog hardware design language decompress H.264 video compression format file.
Update
: 2025-02-17
Size
: 862kb
Publisher
:
吴文
[
Program doc
]
h.264
DL : 0
h.264用FPGA实现的相关文章 多为会议论文和硕士论文,其中详细讲解了H.264 视频编码标准的实现过程。-h.264 with FPGA related articles and conference papers, mostly master' s thesis, which gave a detailed account of the H.264 video coding standard implementation process.
Update
: 2025-02-17
Size
: 13.79mb
Publisher
:
wangchen
[
Program doc
]
Design-and-Implementation-of-H.264
DL : 0
基于FPGA的H264编码系统设计与实现-Design and Implementation ofH.264 Encoding System Based on FPGA
Update
: 2025-02-17
Size
: 13.99mb
Publisher
:
程文翔
[
VHDL-FPGA-Verilog
]
H.264-for-FPGA
DL : 0
This Book describe about H.264 encoder using Verilog HDL
Update
: 2025-02-17
Size
: 13.1mb
Publisher
:
jhojho
[
VHDL-FPGA-Verilog
]
h264enc_v1.0
DL : 0
H.264的FPGA实现,包括详细的仿真文件(h.264 fpga http://soc.fudan.edu.cn/vip)
Update
: 2025-02-17
Size
: 1.38mb
Publisher
:
shazi_沙子
[
Other
]
h.264
DL : 0
基于fpga的h.264编解码程序,实用性较强,有参考意义(FPGA based h.264 codec program, practical and reference.)
Update
: 2025-02-17
Size
: 1.38mb
Publisher
:
lolliopwyy
[
Streaming Mpeg4
]
hardh264
DL : 0
实现H.264的FPGA编码,测试可行,内含可综合代码、测试代码和说明文档(To achieve H.264's FPGA encoding, the test is feasible, which contains comprehensive code, test code and documentation.)
Update
: 2025-02-17
Size
: 389kb
Publisher
:
fpga456
«
1
2
»
CodeBus
is one of the largest source code repositories on the Internet!
Contact us :
1999-2046
CodeBus
All Rights Reserved.