Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - GPIO VHDL

Search list

[Embeded-SCM Develop] memoire_alphabet

Description: ALTERA NIOS处理器实验，QUARTUS下用VHDL编译成处理器。实现memory存储。-Altera NIOS processor experiments QUARTUS using VHDL compiler into processors. Achieving memory storage.
Platform: | Size: 1024 | Author: 秦拣俭 | Hits:

[VHDL-FPGA-Verilog] gpio

Description: 这是一个通用可编程接口的Verilog代码，可以设置触发条件，设置为电平方式、边沿方式。可以屏蔽不用的口。-This is a general programmable interface Verilog code, you can set a trigger condition is set to level the way the edge of the way. Can not shield the mouth.
Platform: | Size: 9216 | Author: kristing | Hits:

[MiddleWare] I2C_to_GPIO

Description: IIC TO gpio 很好的参考程序-IIC TO gpio good reference procedures
Platform: | Size: 2048 | Author: 黄泥巴 | Hits:

[VHDL-FPGA-Verilog] ApbGPIO

Description: PowerFull Apb GPIO Controller
Platform: | Size: 1024 | Author: esl | Hits:

[VHDL-FPGA-Verilog] DE2_pio

Description: altera University Program 的 Avalon总线的IP核，GPIO，可以直接解压以后挂载在Avalon总线上-altera University Program of the Avalon bus IP core, GPIO, after decompression can be directly mounted in the Avalon bus
Platform: | Size: 271360 | Author: vicky | Hits:

[VHDL-FPGA-Verilog] usb_fpga_1_2_latest.tar

Description: USB2.0的FPGA内核，使其可以通过FPGA控制CY公司出品的CY7C68013USB微控制器，对USB设备进行读写操作。-• Xilinx Spartan-3 XC3S400 FPGA • High-Speed (480 MBit/s) USB interface via Mini-USB connector (B-type) • Cypress CY7C68013A/14A EZ-USB-Microcontroller • 60 General Purpose I/O s (GPIO): ◦ 52 FPGA GPIO s ◦ 8 EZ-USB FX2 GPIO s (4 if Flash option is installed)
Platform: | Size: 328704 | Author: 赵恒 | Hits:

[VHDL-FPGA-Verilog] speed_measure_on_7_segment

Description: Period method of frequency measuring (change constant to speed measure). DE2 Board Quartus project. Input signal on GPIO, result on 7seg, start/stop with key[0].
Platform: | Size: 40960 | Author: shaitan | Hits:

[VHDL-FPGA-Verilog] i2c_to_gpio

Description: 以lattice的FPGA作为从机，使用VHDL，通过IIC扩展GPIO口。压缩包内也有IIC协议的pdf。我已测试通过。-IIC to GPIO
Platform: | Size: 996352 | Author: 张雅 | Hits:

[VHDL-FPGA-Verilog] vga

Description: This VHDL sample demonstrates how to generate a VGA signal to make it possible to connect an FPGA to a monitor. Written for Mimas v2, but probably easily adapted to any other board with a VGA connector on it (that can also be done by manually connecting a VGA port to a R-2R DAC and connecting that to GPIO: google for more information).
Platform: | Size: 1024 | Author: Ruben | Hits:

[VHDL-FPGA-Verilog] Basys-3-GPIO-2016.4-1

Description: Test for GPIO for basys3, made by digilent
Platform: | Size: 43008 | Author: Ivrine | Hits:

CodeBus www.codebus.net