Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Gray verilog

Search list

[Other] RGB_color_transform_gray_level_co-design_of_C_and_

Description: to use verilog code and c to translate a RGB bmp image(512*512) to a gray level image
Platform: | Size: 543364 | Author: Annbb | Hits:

[VHDL-FPGA-Verilog] GrayCounter

Description:
Platform: | Size: 1024 | Author: 于玮 | Hits:

[Other] RGB_color_transform_gray_level_co-design_of_C_and_

Description: to use verilog code and c to translate a RGB bmp image(512*512) to a gray level image -to use verilog code and c to translate a RGB bmp image (512* 512) to a gray level image
Platform: | Size: 701440 | Author: Annbb | Hits:

[VHDL-FPGA-Verilog] fifo_ptrs_gray

Description: fifo pointers in verilog gray code utilization for synchronius
Platform: | Size: 3072 | Author: sljt | Hits:

[VHDL-FPGA-Verilog] gray_cnt

Description: 一个格雷码计数器，利用Verilog语言实现，一个初学者的好例子。-A Gray-code counters, the use of Verilog language, a good example for beginners.
Platform: | Size: 1024 | Author: speed | Hits:

[VHDL-FPGA-Verilog] graycnt_3

Description: 3位格雷码计数器的verilog描述及仿真波形-3 Gray code counter verilog description and simulation waveforms
Platform: | Size: 2048 | Author: 李慧静 | Hits:

[VHDL-FPGA-Verilog] gray

Description: 基于Verilog的GRAY计数器。以及测试文件，在simulation的文件件中的top文件。-Based on Verilog, GRAY counter. And test files, the files in the simulation of the top pieces of the file.
Platform: | Size: 2417664 | Author: 栾帅 | Hits:

[VHDL-FPGA-Verilog] histogram4

Description: 利用matlab和modelsim完成了用直方图均衡化处理灰色图片的前仿真，有处理前后图片的对比，verilog语言编写，但到用实时处理还差很远-Completed using matlab and modelsim deal with the gray image histogram equalization before the simulation, a comparison of before and after pictures, verilog language, but with real-time processing is very much far
Platform: | Size: 19930112 | Author: 杨兔艳 | Hits:

[VHDL-FPGA-Verilog] gray

Description: 灰度投影算法的verilog代码，有图，成功的仿真 -gray project verilog
Platform: | Size: 2120704 | Author: kevin | Hits:

[VHDL-FPGA-Verilog] gray

Description: verilog语言编写的十分频器源码和测试文件-a program of ten divider,with a source and test file,using the verilog language
Platform: | Size: 1024 | Author: Princess | Hits:

[VHDL-FPGA-Verilog] binary-and-gray

Description: 二进制码和格雷码互相转换verilog源码-Binary code and Gray code conversion verilog source
Platform: | Size: 548864 | Author: zxh | Hits:

[Other] gray

Description: 格雷码，用verilog写的，初学者可以-Gray code, verilog is written, beginners can look
Platform: | Size: 557056 | Author: zds | Hits:

[VHDL-FPGA-Verilog] OV7670_VGA---gray

Description: 灰度显示VGA图像，基于verilog语言编写，黑金开发板-Grayscale display VGA image, based on verilog language, black gold development board
Platform: | Size: 8068096 | Author: quanru | Hits:

[VHDL-FPGA-Verilog] OV7670_VGA---gray---binary

Description: 二值显示VGA图像，基于verilog语言编写，黑金开发板-VGA display binary image, based on verilog written language, black gold development board
Platform: | Size: 8074240 | Author: quanru | Hits:

[VHDL-FPGA-Verilog] verilog-8-bit-Gray-Counter

Description: Verilog 8 bit Gray Counter
Platform: | Size: 10240 | Author: cmags | Hits:

[VHDL-FPGA-Verilog] Verilog-trafficLights

Description: 使用格雷码和one-hot码设计的交通灯程序-Gray code using traffic lights and one-hot code design
Platform: | Size: 453632 | Author: 盛迪 | Hits:

[VHDL-FPGA-Verilog] FIFO_ASY

Description: 异步FIFO，利用格雷码作异步FIFO指针减少亚稳态产生，利用同步寄存器放置亚稳态的级联传播。(Asynchronous FIFO, using gray code for asynchronous FIFO pointer to reduce metastable, cascade propagation using synchronous register placed metastable.)
Platform: | Size: 2048 | Author: 253765952 | Hits:

[VHDL-FPGA-Verilog] B_G

Description: Binary To Gray Conversion
Platform: | Size: 22528 | Author: RVGS | Hits:

[Other] gray_counter

Description: 格雷码计数器实质包含了三个部分 格雷码转二进制、加法器、二进制转格雷码。通过quartus II 自带的Modlesim仿真验证了 能够实现二进制和格雷码之间的转换(Gray counter essence contains three parts, gray code to binary adder, binary gray code conversion. Modlesim simulation by quartus with II verified to achieve the conversion between binary and gray code)
Platform: | Size: 2977792 | Author: hay_123 | Hits:

[assembly language] Verilog源代码

Description: 多种基本功能的Verilog代码实现，包括多路选择器，二进制到BCD码转换，二进制到格雷码转换，7段译码器，8位数据锁存器，移位寄存器等等多种功能。(Verilog code implementation of a variety of basic functions, including multiplexer, binary to BCD code conversion, binary to Gray code conversion, 7-segment decoder, 8-bit data latch, shift register and many other functions.)
Platform: | Size: 18432 | Author: MMK1 | Hits:
« 12 »

CodeBus www.codebus.net