Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - HDB3 encoder

Search list

[EditBox] enc

Description: HDB3编码器 使用VHDL编制 对于基带传输很有用的程序-HDB3 encoder using VHDL preparation for baseband transmission useful procedure
Platform: | Size: 1135 | Author: ls | Hits:

[EditBox] enc

Description: HDB3编码器 使用VHDL编制 对于基带传输很有用的程序-HDB3 encoder using VHDL preparation for baseband transmission useful procedure
Platform: | Size: 1024 | Author: ls | Hits:

[Embeded-SCM Develop] jiyuCPLDdeHDB3bianmaqi

Description: 基于cpld的hdb3编码器 基于cpld的hdb3编码器-hdb3 coding is based on the cpld hdb3 cpld coding is based on the h db3 Encoder
Platform: | Size: 156672 | Author: | Hits:

[VHDL-FPGA-Verilog] HDB3encoder

Description: 数字基带信号的传输是数字通信系统的重要组成部分。在数字通信中，有些场合可不经过载波调制和解调过程，而对基带信号进行直接传输。采用AMI码的信号交替反转，有可能出现四连零现象，这不利于接收端的定时信号提取。而HDB3码因其无直流成份、低频成份少和连0个数最多不超过三个等特点，而对定时信号的恢复十分有利，并已成为CCITT协会推荐使用的基带传输码型之一。为此，本文利用VHDL语言对数据传输系统中的HDB3编码器进行了设计。-Digital baseband signal transmission is an important digital communication system components. In digital communications, some occasions may, after modulation and demodulation process, and on the base-band signals transmitted directly. AMI code using the turn signal inversion, there may be zero Silian phenomenon, which is not conducive to the receiving end of the timing signal extraction. HDB3 code and its non-DC components, and even less low-frequency components of 0 up to more than three the number of characteristics such as timing signals for the recovery of very favorable, and the Association has become the CCITT recommended base-band transmission-type, one code. In this paper, the use of VHDL language in the data transmission system HDB3 encoder has been designed.
Platform: | Size: 108544 | Author: shashou | Hits:

[VHDL-FPGA-Verilog] HDB3

Description: HDB3 encoder and decoder-HDB3 decoer
Platform: | Size: 316416 | Author: jkl | Hits:

[Program doc] BasedontheHDB3encoderverilogimplementation

Description: 基于verilog的HDB3编码器的实现-Based on the HDB3 encoder verilog implementation
Platform: | Size: 1024 | Author: wave | Hits:

[Other] HDB3

Description: HDB3编码器的设计 HDB3编码器的设计 -HDB3 Encoder HDB3 Encoder HDB3 Encoder HDB3 Encoder
Platform: | Size: 97280 | Author: | Hits:

[VHDL-FPGA-Verilog] hdb

Description: 数字基带信号的传输是数字通信系统的重要组成部分。在数字通信中，有些场合可不经过载波调制和解调过程，而对基带信号进行直接传输。采用AMI码的信号交替反转，有可能出现四连零现象，这不利于接收端的定时信号提取。而HDB3码因其无直流成份、低频成份少和连0个数最多不超过三个等特点，而对定时信号的恢复十分有利，并已成为CCITT协会推荐使用的基带传输码型之一。为此，本文利用VHDL语言对数据传输系统中的HDB3编码器进行了设计。 基于达到达到达到的信号发生器的源程序-Digital baseband signal transmission is a digital communications system, an important component. In digital communication, there are some occasions, may from time through the carrier modulation and demodulation process, the base-band signal for direct transmission. AMI code signal using alternating inversion, there may be four to zero with the phenomenon, which is not conducive to the receiving end of the timing signal extraction. The HDB3 code because of its non-DC components, low-frequency components, and even a small number of 0 up to more than three characteristics, while the timing signal recovery is very favorable, and has become CCITT Association recommended one of baseband transmission pattern. In this paper the use of VHDL language for data transmission system in the HDB3 encoder has been designed. Based on the signal generator to achieve to reach to reach the source
Platform: | Size: 3072 | Author: 成风 | Hits:

[VHDL-FPGA-Verilog] HDB3

Description: HDB3编码器与译码 HDB3编码器与译码-HDB3 encoder and decoder
Platform: | Size: 266240 | Author: 一天 | Hits:

[VHDL-FPGA-Verilog] vhdl_hdb3

Description: a VHDL source code on HDB3 encoder realaized in FPGA/CPLD
Platform: | Size: 1024 | Author: xiaominjin | Hits:

[VHDL-FPGA-Verilog] hdbn_latest.tar

Description: This “core” is actually two cores – an HDB3/HDB2/B3ZS Encoder that converts NRZ data into P and N pulses according to ITU-T G.703, and a HDB3/HDB2/B3ZS Decoder that converts P and N pulses into NRZ data according to ITU-T G.703.
Platform: | Size: 199680 | Author: chaitanya | Hits:

[VHDL-FPGA-Verilog] HDB3

Description: 基于FPGA的HDB3编码器和译码器的实现源代码-the decoder and encoder based on FPGA
Platform: | Size: 260096 | Author: ganzhhua | Hits:

[VHDL-FPGA-Verilog] hdb3_codedecode

Description: 用VERILOG实现的，hdb3编码器和解码器，经过前仿真和后仿真成功-Achieved with the VERILOG, hdb3 encoder and decoder, after a successful pre-simulation and post simulation
Platform: | Size: 435200 | Author: Along | Hits:

[assembly language] abc

Description: 用C语言实现AMI与HDB3编码器 AMI（Alternate Mark Inversion）码 （一）、编码规则: 消息代码中的0 传输码中的0 消息代码中的1 传输码中的+1、-1交替-Using C language AMI and HDB3 Encoder AMI (Alternate Mark Inversion) code (1), encoding rules: a message code 0 code 0 message transmission in a transmission code code of+1,-1 alternating
Platform: | Size: 1024 | Author: 123 | Hits:

[Other] HDB3

Description: 本程序是一个简单的HDB3编码器，输入一个信号序列，自动生成经过编码后的序列-This procedure is a simple HDB3 encoder input of a signal sequence, and automatically generate the sequence encoded
Platform: | Size: 313344 | Author: sony19900107 | Hits:

[VHDL-FPGA-Verilog] HDB3-encoderauncoder

Description: HDB3编码器与解码器，以及RTL图，使用Verilog HDL实现-HDB3 encoder and decoder, and RTL diagram, use Verilog HDL to implement
Platform: | Size: 184320 | Author: zhouyu | Hits:

[Other] HDB3

Description: 大三学生完成 基于VHDL的HDB3编码器设计-HDB3 encoder juniors complete VHDL-based design
Platform: | Size: 243712 | Author: liaoliao | Hits:

[VHDL-FPGA-Verilog] HDB3

Description: 针对数字基带传输系统中HDB3信号的特点，采用基于FPGA的Verilog HDL语言，实现HDB3数字基带信号的编码器设计,共有插V、插B、单双极性变换模块，最终能在FPGA实现。-For digital baseband transmission system HDB3 signal characteristics, based on FPGA Verilog HDL language, designed to achieve HDB3 encoder digital baseband signal, a total insertion V, B plug, single and double polarity conversion module, eventually realized in FPGA.
Platform: | Size: 329728 | Author: 丁一 | Hits:

[JSP/Java] HDB3编码

Description: 一个java版的实现通信原理中的HDB3编码器(A HDB3 encoder in the "Communication principle" of Java version.)
Platform: | Size: 22528 | Author: magu | Hits:

[VHDL-FPGA-Verilog] EDA

Description: 本设计是在Quartus ii开发环境下采用VHDL语言实现的AMI/HDB3编码器课程设计。(This design is a course design of AMI / HDB3 encoder implemented by VHDL language in the development environment of Quartus II.)
Platform: | Size: 1916928 | Author: Z Yu | Hits:
« 12 »

CodeBus www.codebus.net