Welcome![Sign In][Sign Up]
Location:
Search - I2C simulation model

Search list

[Other resourceVI2C_24A

Description: 本模拟I2C软件包包含了I2C操作的底层子程序,使用前要定义 好SCL和SDA。在标准8051模式(12 Clock)下,对主频要求是不高于12MHz(即1个 机器周期1us) 若Fosc>12MHz则要增加相应的NOP指令数。(总线时序符合I2C标 准模式,100Kbit/S)-simulation package contains the I2C operation of the bottom subroutine, prior to the use of a good definition of SCL and SDA. The standard model 8051 (12 Clock), the speed requirement is no more than 12MHz (that is, a machine cycle TI) if Fosc
Platform: | Size: 3151 | Author: ll | Hits:

[Embeded-SCM DevelopBC-I2C

Description: 并口的EPP模式模拟IIC接口,可以用两线或者三线IIC,很好用的哦-EPP parallel port IIC interface simulation model that can be used two or three lines line IIC, oh, the good
Platform: | Size: 604157 | Author: JackTong | Hits:

[SCMVI2C_24A

Description: 本模拟I2C软件包包含了I2C操作的底层子程序,使用前要定义 好SCL和SDA。在标准8051模式(12 Clock)下,对主频要求是不高于12MHz(即1个 机器周期1us) 若Fosc>12MHz则要增加相应的NOP指令数。(总线时序符合I2C标 准模式,100Kbit/S)-simulation package contains the I2C operation of the bottom subroutine, prior to the use of a good definition of SCL and SDA. The standard model 8051 (12 Clock), the speed requirement is no more than 12MHz (that is, a machine cycle TI) if Fosc
Platform: | Size: 3072 | Author: ll | Hits:

[SCMMSP430_i2c

Description: 用C写的I2C总线EEPROM读写程序,在MSP430+AT24C64~512平台上验证通过。对其他处理器只需简单修改即可使用。-C write I2C EEPROM read and write procedures, the AT24C64 MSP430+ ~ 512 platform validation through. The only other processor can use a simple amendment.
Platform: | Size: 1024 | Author: join | Hits:

[Embeded-SCM DevelopBC-I2C

Description: 并口的EPP模式模拟IIC接口,可以用两线或者三线IIC,很好用的哦-EPP parallel port IIC interface simulation model that can be used two or three lines line IIC, oh, the good
Platform: | Size: 604160 | Author: JackTong | Hits:

[Embeded-SCM DevelopINIT_I2C

Description: DSP中用MCBSP模拟I2C接口的程序.其中DSP的型号是C5416-DSP simulation with I2C interface MCBSP procedures. Which is a DSP model C5416
Platform: | Size: 23552 | Author: 张五一 | Hits:

[Embeded-SCM Developi2c_model.tar

Description: I2C EEPROM verilog simulation model
Platform: | Size: 634880 | Author: Ravi | Hits:

[VHDL-FPGA-Verilogeeprom_i2c.tar

Description: I2C EEPROM verilog simulation model
Platform: | Size: 634880 | Author: Ravi | Hits:

[Otheryuqix_datum

Description: i2cinterface.v是我自己写的一段verilog代码,在接口为I2C接口的芯片设计中用到。送去流过片,仅作参考用。 debussy和modelsim协同仿真.txt 用于debussy和modelsim协同仿真时参考 RTL Coding and Optimization Guide for use with Design Compiler.pdf 数提讲座(1).wmv 数提讲座(2).wmv这两个视频和一篇文档对数字IC前端设计师的设计提高很有帮助,如果你觉得你到瓶颈状态了,想提高的话,强烈建议好好看看。 ADVANCED ASIC CHIP SYNTHESIS中文翻译资料.ppt这也是我极力推荐的,相信学习dc的人都知道原英文文档。这个ppt相当于翻译版,对dc和pt中文详细阐述。 基于DDR SDRAM控制时序分析的模型.pdf 全定制单元时序模型的建立.pdf 这两篇文档是用作建议时序模型的时候用作参考,是我花了小money买的哦。 数字IC设计全程实例.pdf 本文介绍了基于标准单元库的深亚微米数字集成电路的自动化设计流程。此流程从设计的系统行为级描述或RTL 级描述开始,依次通过系统行为级的功能验证,设计综合,综合后仿真,自动化布局布线,到最后的版图后仿真. -i2cinterface.v a section of my own writing verilog code for the I2C interface in the interface used in chip design. Sent to flow through the film, only for reference. debussy and modelsim co-simulation. txt for debussy and modelsim co-simulation reference RTL Coding and Optimization Guide for use with Design Compiler.pdf Mention the number of lectures (1). Wmv Mention the number of lectures (2). Wmv the two videos, and the document is useful for the digital front-end IC designers to improve the design capability. if you think you go to bottleneck, and want to improve, then it is strongly recommended a good look. ADVANCED ASIC CHIP SYNTHESIS Chinese translation of the information. Ppt that is what I strongly recommend, I believe that everyone learning dc knows its original English document. This ppt is equivalent to its translations.It elaborates the dc and pt in Chinese . DDR SDRAM control the timing analysis based on the model. Pdf
Platform: | Size: 20989952 | Author: 喻琪 | Hits:

[VHDL-FPGA-Verilogi2c_master_model

Description: i2c仿真model,可用于整体的FPGA仿真系统,用于i2c slave 设计的正确验证-i2c simulation model, the FPGA can be used for the whole simulation system designed for the proper verification i2c slave
Platform: | Size: 5120 | Author: yanxp | Hits:

[VHDL-FPGA-Verilogi2c_lattice

Description: I2C salve 從控制器vhdl模組模擬模組-I2C slave simulation model for I2C serial controller
Platform: | Size: 99328 | Author: stevenshen | Hits:

[SCMElectronic-production

Description: 电子制作——杂志年刊程序汇总 基于89S52单片机的电子体温计 16×16点阵的制作 程控滤波器(D)设计报告 测试数据 AT89C51单片机双字中文点阵设计与仿真 51单片机和HD7279A的接口与编程 单片机从入门到精通系列讲座——数码管驱动方法 利用LCD1602的自定义字库显示汉字 单片机从入门到精通系列讲座——单片机简易频率计 用AT89S51单片机控制的智能电动车 P111G2系列可编程控制器应用集锦(1) 51单片机综合学习系统——无线遥控模块的应用 学习单片机的新途径——PROTEUS软件与单片机教学实验同步进行的教学新模式 以AT24C02为例介绍I2C总线与单片机的连接 C51和汇编混合编程 进一步认识单片机的输入输出口 单片机从入门到精通系列讲座——简易数字钟 手把手学习数字温度计的制作 单片机从入门到精通系列讲座——实时数字钟 有趣的电子蝙蝠 用SPCE061A单片机实现俄罗斯方块游戏 P111G2系列可编程控制器应用集锦(4) 单片机从入门到精通系列讲座——串口收发实例 一款可串行控制的LED系列显示模块 液晶点阵提取工具zimo21应用 用AVR单片机制作DDS信号源 单片机从入门到精通系列讲座——DS18B20温度模块驱动 部分是源码 部分是带有讲解的TXT文档....... 绝对超值·-89S52 microcontroller based electronic thermometer 16 × 16 dot matrix production Programmable filter (D) design report test data AT89C51 single-chip dual-word Chinese lattice design and simulation 51 microcontroller and interface with the programming HD7279A SCM Mastering Lecture Series- LED driving method LCD1602 use custom font to display Chinese characters SCM Mastering Lecture Series- SCM simple frequency meter AT89S51 MCU control with smart electric vehicles P111G2 Series Programmable Logic Controller Application Collection (1) 51 single-chip integrated learning systems- the application of the wireless remote control module MCU learning new ways- PROTEUS software teaching experiments carried out simultaneously with the microcontroller a new model of teaching An example with AT24C02 microcontroller with I2C bus connection C51 and assembly programming Further understanding of the microcontroller input and output ports SCM Mastering Lecture Series- Simpl
Platform: | Size: 1515520 | Author: zzd | Hits:

[VHDL-FPGA-Verilogi2cEeprom

Description: A simulation model for the 24Cxx series of I2C EEPROMs from M. Neumann (Hamburg univ) used for verification of a I2C-master
Platform: | Size: 3072 | Author: rico | Hits:

[SCMNon-contactIC

Description: 本模拟I2C软件包包含了I2C操作的底层子程序,使用前要定义 好SCL和SDA。在标准8051模式(12 Clock)下,对主频要求是不高于12MHz(即1个 机器周期1us) 若Fosc>12MHz则要增加相应的NOP指令数。(总线时序符合I2C标 准模式,100Kbit/S)-This package contains the underlying simulation I2C I2C operation subroutine to define before use well SCL and SDA. In the standard 8051 model (12 Clock), the requirements for the frequency is not higher than 12MHz (ie 1 machine cycle 1us) If Fosc> 12MHz will have a corresponding increase in the number of NOP instructions. (I2C Bus Timing meets standard standard mode, 100Kbit/S)
Platform: | Size: 412672 | Author: 彭郑 | Hits:

[OtherI2C

Description: I2C slave simulation model with file introduction
Platform: | Size: 275456 | Author: kun | Hits:

[OtherAt24c02

Description: i2c 的verilog 仿真模型,可用于搭建仿真平台。(The Verilog simulation model of I2C can be used to build simulation platform.)
Platform: | Size: 4096 | Author: SHENGLIDEREEN | Hits:

CodeBus www.codebus.net