Location:
Search - IEEE
Search list
Description: 基于IEEE 802.11的MATLAB源码，里面有详细的仿真和指导
Platform: |
Size: 84392 |
Author: yutongtong@ucla.edu |
Hits:
Description: 2012年6月29日发布SCI收录的IEEE期刊影响因子排名
Platform: |
Size: 66557 |
Author: 120015427@qq.com |
Hits:
Description: IEEE 802.3规定的CRC算法解释说明，pdf版本-the CRC algorithm explanation, pdf version
Platform: |
Size: 79872 |
Author: 马歌 |
Hits:
Description: IEEE Std 1364.1-2002 IEEE Std. 1364.1 - 2002 IEEE Standard for Verilog Register Transfer Level Synthesis.rar-IEEE Std 1364.1-2002 IEEE Std. 1364.1- 2002 IEEE Standard for Verilog Register Transfer Level Synthesis.rar
Platform: |
Size: 380928 |
Author: 王刚 |
Hits:
Description: IEEE 1394 火线协议标准-IEEE 1394 FireWire protocol standards
Platform: |
Size: 1291264 |
Author: 彭伟民 |
Hits:
Description: 介绍h.264搜索算法的IEEE论文20篇-recommend 20 books of discourse h.264 grabble arithmetic IEEE.
Platform: |
Size: 5428224 |
Author: 马骏 |
Hits:
Description: 1076-2002 IEEE Standard VHDL Language Reference Manual-1076-2002 IEEE Standard VHDL Language Ref validated Manual
Platform: |
Size: 867328 |
Author: 巫涛 |
Hits:
Description: IEEE所制定的椭圆曲线算法标准，对椭圆曲线算法感兴趣的朋友可以看看。-developed by the IEEE elliptic curve algorithm standard algorithm for elliptic curve interested friends can see.
Platform: |
Size: 1192960 |
Author: 张进 |
Hits:
Description: 关于FPGA流水线设计的论文
This work investigates the use of very deep pipelines for
implementing circuits in FPGAs, where each pipeline
stage is limited to a single FPGA logic element (LE). The
architecture and VHDL design of a parameterized integer
array multiplier is presented and also an IEEE 754
compliant 32-bit floating-point multiplier. We show how to
write VHDL cells that implement such approach, and how
the array multiplier architecture was adapted. Synthesis
and simulation were performed for Altera Apex20KE
devices, although the VHDL code should be portable to
other devices. For this family, a 16 bit integer multiplier
achieves a frequency of 266MHz, while the floating point
unit reaches 235MHz, performing 235 MFLOPS in an
FPGA. Additional cells are inserted to synchronize data,
what imposes significant area penalties. This and other
considerations to apply the technique in real designs are
also addressed.-FPGA pipelined designs on paper This work investigates the use of very deep pipelines forimplementing circuits in FPGAs, where each pipelinestage is limited to a single FPGA logic element (LE). Thearchitecture and VHDL design of a parameterized integerarray multiplier is presented and also an IEEE 754compliant 32-bit floating-point multiplier. We show how towrite VHDL cells that implement such approach, and howthe array multiplier architecture was adapted. Synthesisand simulation were performed for Altera Apex20KEdevices, although the VHDL code should be portable toother devices. For this family, a 16 bit integer multiplierachieves a frequency of 266MHz, while the floating pointunit reaches 235MHz, performing 235 MFLOPS in anFPGA. Additional cells are inserted to synchronize data, what imposes significant area penalties. This and otherconsiderations to apply the technique in real designs arealso addressed.
Platform: |
Size: 179200 |
Author: 李中伟 |
Hits:
Description: IEEE Xplore CHINESE Ver 1.4.doc
IEEE Xplore CHINESE Ver 1.4.doc-IEEE Xplore ENGLISH Ver 1.4.doc IEEE Xplor e ENGLISH Ver 1.4.doc IEEE Xplore ENGLISH Ver 1. 4.doc
Platform: |
Size: 25600 |
Author: hang |
Hits:
Description: 关于联合信源信道编码的文章，来自IEEE，对于JSCC的研究很有参考价值-On the joint source-channel coding of the article, from IEEE, for the study of JSCC valuable
Platform: |
Size: 7927808 |
Author: Airs |
Hits:
Description: IEEE上2篇较新的关于MCTF(运动补偿时域滤波)的原文文章-IEEE on two relatively new on the MCTF (Motion-compensated time-domain filtering) of the original article
Platform: |
Size: 3143680 |
Author: 周鹏 |
Hits:
Description: embedded web server IEEE paper
Platform: |
Size: 9973760 |
Author: 潘 应 云 |
Hits:
Description: IEEE H.264SVC扩展专辑。全部是权威人物撰写-IEEE H.264SVC expansion album. Authority figures are all written
Platform: |
Size: 19608576 |
Author: snazio |
Hits:
Description: IEEE检索的一些数字水印方面的文章，包括图像视频音频水印，涉及算法、协议等重要方面。-IEEE retrieval of some aspects of digital watermarking article, including images video audio watermarking, involving algorithms, protocol and other important aspects.
Platform: |
Size: 11388928 |
Author: 王奔 |
Hits:
Description: 国外几篇IEEE数字水印论文.rar 希望你们能喜欢,着很不错啊-IEEE Digital Watermarking several foreign papers. Rar hope you will like it, a very错啊
Platform: |
Size: 2706432 |
Author: 肖文 |
Hits:
Description: 8篇经典的英文图像检索论文。都是在IEEE上下载的，每篇价值都在25美元左右。非常值得一看。-Eight classic English image retrieval papers. IEEE are downloaded, Each values are at 25 dollars. A must see.
Platform: |
Size: 2607104 |
Author: Bill |
Hits:
Description: IEEE papers for wireless sensor network-IEEE papers for wireless sensor network
Platform: |
Size: 1002496 |
Author: atul |
Hits:
Description: IEEE Standard Verilog Hardware Description Language-IEEE Standard Verilog Hardware Description Language(
Platform: |
Size: 2178048 |
Author: liukai |
Hits:
Description: 该文档详细说明了IEEE论文格式的各种要求，说明部分为中文，结尾富有IEEE英文范文一篇。-This document detail the IEEE paper format, explains the various requirements of the part to be Chinese, ending rich IEEE English essays an article
Platform: |
Size: 459776 |
Author: xiaozhu |
Hits:
« 12
3
4
5
6
7
8
9
10
...
50
»