Location:
Search - IUS
Search list
Description: 本指南讲述支持的基于 Virtex™ 和 Spartan™ 架构的 32 位和 64
位核的设计流程，并且介绍 Cadence® IUS v5.8 中的示例设计。-This guide based on the support of the Virtex ™ and Spartan ™ architecture 32-bit and 64-core design process, and Cadence ® IUS v5.8 introduced in the sample design.
Platform: |
Size: 507904 |
Author: 田杰 |
Hits:
Description: Michael jackson nauiobfisuabsiubfisuabuifbsuifbsif ius buiaf
Platform: |
Size: 3955712 |
Author: dafy |
Hits:
Description: 锁相环（pll）AMS仿真实例，平台为cadence+ius。-tutorial for the simulation of mixed signal pll
Platform: |
Size: 4832256 |
Author: minglinma |
Hits:
Description: sdb fhfhghijy ouil,ius ersdve5 ryt
Platform: |
Size: 9216 |
Author: Yogesh |
Hits:
Description: this ius a research paper on ofdm mimo systems
Platform: |
Size: 22528 |
Author: gagan |
Hits:
Description: i2c verilog rtl with testbench very good code and works perfectly with cadence ius and ncverilog
Platform: |
Size: 11264 |
Author: akash man |
Hits:
Description: fronius froni us fron ius fron nius
Platform: |
Size: 2577408 |
Author: ajtus
|
Hits: