Welcome![Sign In][Sign Up]
Location:
Search - Lvds

Search list

[Other resourceLVDS

Description: 以LVDS设计为例学习ISE中的时序分析以及低层布局器的使用方法 在底层布局器中对LVDS管脚进行约束的方法,底层布局器设计流程,底层布局器中的位置约束,时序分析器的使用方法,时序改进向导的使用等.
Platform: | Size: 129628 | Author: 程凯 | Hits:

[OtherLVDS

Description: 关于lvds的详细介绍和讨论,非常适合初学者使用
Platform: | Size: 89308 | Author: 周洲 | Hits:

[DocumentsLVDS接口电路及设计

Description: LVDS接口电路及设计
Platform: | Size: 93696 | Author: luoxp96@163.com | Hits:

[VHDL-FPGA-Veriloglvds

Description: 本人正在学习vhdl语言,买了套开发板,这些是配套光盘里的内容,非常难得,网上找不到的-I was learning VHDL language, bought a set of development boards, which are compatible CD-ROM's content, and very rare. not online! !
Platform: | Size: 2048 | Author: 孙强 | Hits:

[VHDL-FPGA-Veriloglvds_ch2

Description: LVDS技术: 低電壓差分訊號(LVDS)在對訊號完整性、低抖動及共模特性要求較高的系統中得到了廣泛的應用。本文針對LVDS與其他幾種介面標準之間的連接,對幾種典型的LVDS介面電路進行了討論-LVDS technology : low-voltage differential signaling (LVDS) in the signal integrity, low-jitter model and the total demand higher system, which is widely used. This paper LVDS interface with several other connections between the standards, Some typical LVDS interface circuit discussed
Platform: | Size: 155648 | Author: 凌峰 | Hits:

[VHDL-FPGA-VerilogLVDS

Description: 以LVDS设计为例学习ISE中的时序分析以及低层布局器的使用方法 在底层布局器中对LVDS管脚进行约束的方法,底层布局器设计流程,底层布局器中的位置约束,时序分析器的使用方法,时序改进向导的使用等.-LVDS design for example to study the timing analysis ISE as well as the use of low-level device layout method in the bottom of the layout of LVDS device pin to bound methods, the bottom of the layout design flow, the underlying device layout position constraints, timing analyzer use timing to improve the use of the wizard.
Platform: | Size: 129024 | Author: 程凯 | Hits:

[OtherLVDS

Description: 关于lvds的详细介绍和讨论,非常适合初学者使用-LVDS details on the presentations and discussions, is very suitable for beginners to use
Platform: | Size: 89088 | Author: 周洲 | Hits:

[Software EngineeringLVDS

Description: : 通过 L V D S ( 低压差分信号) 传输方案与单个 L C o S ( 硅基液晶) 分时分色显示, 设计主电路 与头盔结构分离的单 L C o S 硅片彩色头盔显示系统。-: Through the LVDS (Low Voltage Differential Signaling) transmission scheme with a single LC o S (Liquid Crystal on Silicon) color separation time showed that the design of main circuit and the structure of the separation of single-helmet LC o S silicon color helmet display system.
Platform: | Size: 174080 | Author: wu78zg | Hits:

[File FormatLVDS

Description: 很多液晶屏都具有LVDS接口,本文对液晶屏的各种LVDS接口定义进行了详细说明。-Have a lot of LCD LVDS interface, this article on the various LVDS LCD interface definition described in detail.
Platform: | Size: 4096 | Author: 刘先生 | Hits:

[VHDL-FPGA-Veriloglvds

Description: 这是一个LVDS程序源文件,经过仿真正确。-this a LVDS source programme.
Platform: | Size: 4096 | Author: yuedongxu | Hits:

[VHDL-FPGA-VerilogLVDS

Description: 高速串行差分接口(HSDI)设计实例,用QUARTUS和利用FPGA实现LVDS的方法。-High-speed serial differential interfaces (HSDI) design example implementation using FPGA LVDS QUARTUS and use of the method.
Platform: | Size: 323584 | Author: 天一生水 | Hits:

[VHDL-FPGA-Veriloglvds

Description: 文章介绍了lvds技术在硬件设计中的原理和应用,先已被广泛应用-This paper introduces lvds in hardware design and application of the principle, first has been widely used
Platform: | Size: 89088 | Author: wang | Hits:

[OtherLVDS

Description: LVDS原理与应用简介-介紹的滿詳細的 看了就會董了-LVDS Principles and Applications Introduction- Introduction of the full details
Platform: | Size: 89088 | Author: 張三 | Hits:

[VC/MFCLVDS-Fundamentals

Description: LVDS Fundamentals LVDS Fundamentals
Platform: | Size: 226304 | Author: chen | Hits:

[Other Embeded programLVDS

Description: LVDS信号详解-Detailed LVDS signal
Platform: | Size: 894976 | Author: fangyuanyong | Hits:

[VHDL-FPGA-VerilogDesign-lvds-fpga

Description: 】针对数据传输系统速度、距离和稳定性等要求的不断提高,提出了一种基于低振幅差分信号技术(LVDS,Low Voltage Differential Signaling)的长距离高速串行数据传输系统。该系统结合LVDS技术速度快、抗干扰性强、功耗低的 特点以及光纤通信容量大、传输距离远的特点,采用光纤来传输LVDS 信号,解决了数据传输系统遇到的这些难题。对数据传 输系统的设计分别从设计方案、硬件实现两方面进行了详细研究和描述,并解决了数据在传输过程中遇到的采集速度、LVDS 传输速度、光纤通信速度和USB传输速度不匹配的问题。-Design of Long-distance High-speed Serial Data Transmission System based on LVDS
Platform: | Size: 874496 | Author: xing | Hits:

[VHDL-FPGA-VerilogLVDS

Description: 从20MHz的LVDS信号读数据 仅供参考-LVDS signals from 20MHz to read data for reference only
Platform: | Size: 110592 | Author: Domo | Hits:

[VHDL-FPGA-VerilogLVDS-application-Verilog-HDL-code

Description: LVDS的应用的Verilog HDL例子程序-LVDS example of the application procedures for the Verilog HDL
Platform: | Size: 421888 | Author: vico | Hits:

[Otherlvds

Description: XILINX 官方的LVDS IP核,亲测可用。。。。。(XILINX official LVDS IP kernel, pro test available.....)
Platform: | Size: 282624 | Author: shanyuan001 | Hits:

[VHDL-FPGA-VerilogLVDS

Description: 实现了LVDS的发送和接收,本例程增加了握手信号实现,没有用serdes(The sending and receiving of LVDS are realized)
Platform: | Size: 4096 | Author: E=MC2 | Hits:
« 12 3 4 5 6 7 8 9 10 ... 13 »

CodeBus www.codebus.net