Welcome![Sign In][Sign Up]
Location:
Search - MICRON SDRAM verilog

Search list

[Other resourcesdram_verilog

Description: 这是使用VERILOG语言,基于MICRON公司的SDRAM开发的SDRAM接口逻辑-verilog This is the use of language, MICRON-based company's development of the SDRAM SDRAM interface logic
Platform: | Size: 414928 | Author: hanfei | Hits:

[VHDL-FPGA-Verilogsdram_verilog

Description: 这是使用VERILOG语言,基于MICRON公司的SDRAM开发的SDRAM接口逻辑-verilog This is the use of language, MICRON-based company's development of the SDRAM SDRAM interface logic
Platform: | Size: 414720 | Author: | Hits:

[VHDL-FPGA-Verilogxapp134_vhdl

Description: The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with timing constraints at 115 MHZ.-err
Platform: | Size: 2628608 | Author: ronsullivan | Hits:

[VHDL-FPGA-VerilogMicron_SDRAM_DDR2Simulation_model_Verilog

Description: DDR2 SDRAM仿真模型,适合于ModelSim下工作,请先阅读readme-DDR2 SDRAM Simulation Model which is suitable for modelsim. Please read readme file firstly.
Platform: | Size: 20480 | Author: rar | Hits:

[VHDL-FPGA-VerilogwebCam-FPGA

Description: 使用Verilog控制美光CMOS图像处理器,并转存到SDRAM中。使用FPGA为QL的带fuse系列-Control the use of Verilog Micron CMOS image processor and SDRAM in转存到. FPGA for use with QL series fuse
Platform: | Size: 36864 | Author: NOOW | Hits:

[VHDL-FPGA-Verilogc_xapp454

Description: 这是xilinx应用指南xapp454的中文版本。本应用指南说明与 Micron DDR2 SDRAM 器件连接时,Spartan™ -3 器件中 DDR2 SDRAM 存储器接口的实现。本文档先简单介绍了 DDR2 SDRAM 器件的特性,然后对 DDR2 SDRAM 存储器接口的实现进行了详细说明。-This is the xilinx application note xapp454 the Chinese version. This application note and the Micron DDR2 SDRAM device is connected, Spartan ™ -3 devices DDR2 SDRAM memory interface implementation. This document briefly describes the DDR2 SDRAM device features, and then the realization of DDR2 SDRAM memory interface is described in detail.
Platform: | Size: 217088 | Author: 陈阳 | Hits:

[VHDL-FPGA-Verilogverilog_sdram

Description: SDRAM读写控制的实现与Modelsim仿真,采用verilog HDL编写-sdram controller and simulate with modelsim
Platform: | Size: 2176000 | Author: bigchop ma | Hits:

[VHDL-FPGA-Verilogsdram_controller

Description: SDRAM 控制器的 verilog 源代码, 针对Micron 的SDRAMS设计,支持全部的指令, 已经经过逻辑验证,并实际用在芯片设计中,作为一个模块,正常工作.-SDRAM controller verilog source code, for Micron' s SDRAMS designed to support all of the instructions, the logic has been verified, and actually used in chip design, as a module to work.
Platform: | Size: 9216 | Author: Jerd Hu | Hits:

[VHDL-FPGA-Verilogmicron_sdram_simulation_model

Description: micron各种规格的SDRAM的仿真模型及详细设计资料,基于verilog语言。-micron variety of SDRAM simulation model and detailed design information, based on the verilog language.
Platform: | Size: 64512 | Author: 李志 | Hits:

[VHDL-FPGA-Verilogverilog_sdram_controller_testbench

Description: SDRAM 控制器 ,Verilog版本的,带有完整的SDRAM 仿真模型,testbench等,能够实际使用,并且利于学习-The SDRAM controller is designed for the Virtex V300bg432-6. It s simulated with Micron SDRAM models. The design is verified with backannotated simulation at 125MHz
Platform: | Size: 309248 | Author: 严刚 | Hits:

[VHDL-FPGA-VerilogVerilog_module

Description: micron 1G内存条verilog模型,对应具体信号为MT8HTF12864HZ-800,内存颗粒为MT47H128M8CF-25-micron 1G DDR2 SDRAM verilog module
Platform: | Size: 34816 | Author: | Hits:

[VHDL-FPGA-VerilogFSM

Description: FPGA学习资料,新手入门资料,VERILOG- Micron SDRAM DDR2 Simulation model Verilog
Platform: | Size: 320512 | Author: liu | Hits:

[Otherlpddr_verilog_model

Description: 美光 ddr sdram 仿真模型, 不可综合,用在测试平台模仿ddr sdram的功能。verilog语言编写。-Micron MOBILE DDR SDRAM simulation model. not synthesisable, used in tesetbench to emulation the function of ddr sdram. written in verilog
Platform: | Size: 39936 | Author: qiubin | Hits:

[OtherMICRON_2048Mb_ddr2

Description: micron ddr2 sdram verilog model and documents
Platform: | Size: 2636800 | Author: jane | Hits:

[VHDL-FPGA-Verilogmicron-lpddr-sdram-lpddr_model

Description: modelsim,micron公司的ddr sdram仿真模型,verilog。-modelsim,micron,ddr sdram simulat module,verilog。
Platform: | Size: 40960 | Author: 黄志沛 | Hits:

[source in ebookMICRON_2048Mb_ddr2

Description: MICRON DDR2 SDRAM芯片Verilog仿真模型以及器件编号说明
Platform: | Size: 8050688 | Author: townsxu | Hits:

CodeBus www.codebus.net