Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - PAL verilog

Search list

[VHDL-FPGA-Verilog] my_ip_core

Description: 在quartusII下用verilog语言自己写的IP核，对FPGA开发初学者有帮助的。-in quartusII verilog using their own language to write the IP core, FPGA development beginners to help.
Platform: | Size: 51200 | Author: 刘海 | Hits:

[VHDL-FPGA-Verilog] systemverilog

Description: 这是一本关于verilog编程语言的教程,对学习verilog语言有帮助-This is the one on the Verilog programming language tutorial, Verilog language learning has helped
Platform: | Size: 2267136 | Author: 杨国超 | Hits:

[VHDL-FPGA-Verilog] 06-50

Description: PAL decoder, spartan 3 FPGA
Platform: | Size: 171008 | Author: ass | Hits:

[Embeded Linux] MTDB_VGA_TV

Description: Verilog语言，NTSC格式，pal格式（稍作修改）的模拟信号转换成数字信号，在VGA显示器上显示-Verilog ,pal , NTSC , VGA
Platform: | Size: 125952 | Author: liulaicheng | Hits:

[VHDL-FPGA-Verilog] DE2_TV_PAL

Description: video信号pal制转vga输出，fpga verilong语言编写-fpga pal to vga ，writed in verilog
Platform: | Size: 2042880 | Author: james | Hits:

[VHDL-FPGA-Verilog] VGA

Description: 压缩包中包含了用Verilog编写的视频控制模块，实现PAL制式到VGA制式的实时转换，同时包含了VGA专用ram配置模块，可直接实用-Compressed package includes the preparation of the video with the Verilog control module, PAL format to achieve real-time conversion to standard VGA, VGA also includes dedicated ram configuration module can be directly useful
Platform: | Size: 79872 | Author: 熊文 | Hits:

[VHDL-FPGA-Verilog] pal_vedio

Description: 基于FPGA的pal制模拟视频显示程序，verilog Hdl-pal-d vedio display fpga verilog
Platform: | Size: 1024 | Author: wushj | Hits:

[VHDL-FPGA-Verilog] PAL

Description: PAL_D电视信号VHDL以及verilog源程序！ FPGA设计PAL_D电视信号！VHDL源程序！两个程序都是黑白的video信号，输出可以直接在视频显示器上显示。 -PAL_D TV signal VHDL and Verilog source!
Platform: | Size: 12288 | Author: zq | Hits:

[Software Engineering] pal.rar

Description: PAL制式时序发生verilog模块，13.5MHz，频率可以改,PAL video timing generator verilog modules, 13.5MHz, the frequency can be changed
Platform: | Size: 2048 | Author: liu | Hits:

[Picture Viewer] pal

Description: FPGA产生PAL-D的VHDL和Verilog代码。-The code is used to generate the sequence of PAL with FPGA in VHDL and Verilog
Platform: | Size: 2048 | Author: lili | Hits:

CodeBus www.codebus.net