Welcome![Sign In][Sign Up]
Location:
Search - PDIUSBD12 verilog

Search list

[VHDL-FPGA-VerilogChapter6Sample

Description: 描述了使用FPGA接口PDIUSBD12开发USB接口的流程.-Describes the use of FPGA Interface USB interface PDIUSBD12 development flow.
Platform: | Size: 141312 | Author: 玄冰 | Hits:

CodeBus www.codebus.net