Hot Search : Source embeded web remote control p2p game More...
Location : Home Search - Primetime
Search - Primetime - List
这是VHDL语言编写的延时测试程序,用来测定CPLD的性能指标-This is the VHDL language delay the test procedure used to determine the performance CPLD
Date : 2008-10-13 Size : 51.24kb User : 张国梁

这是VHDL语言编写的延时测试程序,用来测定CPLD的性能指标-This is the VHDL language delay the test procedure used to determine the performance CPLD
Date : 2025-07-11 Size : 51kb User : 张国梁

PrimeTime Intro to STA -PrimeTime Intro to STA
Date : 2025-07-11 Size : 8.71mb User : xiantongma

使用synopsys design compiler和 prime time进行Asic开发的英文pdf-Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design.Compiler.Physical.Compiler.And.Primetime
Date : 2025-07-11 Size : 3.89mb User : rocky

good material about Static Timing Analysis primetime and Formal verificationformality
Date : 2025-07-11 Size : 323kb User : rfanddsp

静态时序分析工具,比较好的文档资料,看看就知道比较好-sta training
Date : 2025-07-11 Size : 155kb User : yoarst

Synopsys Primetime 培训专用资料,让你快速入门-Synopsys Primetime training materials,that is very good。
Date : 2025-07-11 Size : 987kb User : 杨振飞

芯片设计综合经典书籍 design compiler primetime-asic synthesys
Date : 2025-07-11 Size : 2.14mb User : yin zhigang

PrimeTime Advanced Timing Analysis User Guide
Date : 2025-07-11 Size : 1.87mb User : kerwin fu

ADVANCED ASIC CHIP SYNTHESIS---Physical Compiler™ and PrimeTime 英文电子书。-EBOOK OF THE Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime--
Date : 2025-07-11 Size : 3.89mb User : john

synopsys 公司Design compiler的安装步骤及license生成工具-Installation of the Design compiler,Synopsys and the neccesary tools for license crack and generate
Date : 2025-07-11 Size : 1.25mb User : john

DL : 0
primetime user guide
Date : 2025-07-11 Size : 4.46mb User : anwei2048

文献包含PT的时序分析方法说明: PrimeTime is a full-chip, gate-level static timing analysis tool targeted for complex, multimillion-gate designs. It offers an unsurpassed combination of speed, capacity, ease of use, and compatibility with industry-standard data formats and workflows.-PrimeTime is a full-chip, gate-level static timing analysis tool targeted for complex, multimillion-gate designs. It offers an unsurpassed combination of speed, capacity, ease of use, and compatibility with industry-standard data formats and workflows.
Date : 2025-07-11 Size : 3.09mb User : brucew

用PrimeTime的技巧,解决复杂时钟问题。-The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!
Date : 2025-07-11 Size : 87kb User : chip123

a supplemnet of insert_buffer in primetime, support net/load in differenet hierarchy, choose adjacent cells.
Date : 2025-07-11 Size : 4kb User : hvy

DL : 0
primetime student guide helps to undersatnd the primetime tool
Date : 2025-07-11 Size : 10.46mb User : tej_1991
CodeBus is one of the largest source code repositories on the Internet!
Contact us :
1999-2046 CodeBus All Rights Reserved.