Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - Primetime

Search list

[Other resource] primetime

Description: 这是ＶＨＤＬ语言编写的延时测试程序，用来测定ＣＰＬＤ的性能指标-This is the VHDL language delay the test procedure used to determine the performance CPLD
Platform: | Size: 52474 | Author: 张国梁 | Hits:

[VHDL-FPGA-Verilog] primetime

Description: 这是ＶＨＤＬ语言编写的延时测试程序，用来测定ＣＰＬＤ的性能指标-This is the VHDL language delay the test procedure used to determine the performance CPLD
Platform: | Size: 52224 | Author: 张国梁 | Hits:

[VHDL-FPGA-Verilog] PrimeTime_STA

Description: PrimeTime Intro to STA -PrimeTime Intro to STA
Platform: | Size: 9137152 | Author: xiantongma | Hits:

[Other] Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design

Description: 使用synopsys design compiler和 prime time进行Asic开发的英文pdf-Advanced.ASIC.Chip.Synthesis.Using.Synopsys.Design.Compiler.Physical.Compiler.And.Primetime
Platform: | Size: 4078592 | Author: rocky | Hits:

[Windows Develop] wlli

Description: good material about Static Timing Analysis primetime and Formal verificationformality
Platform: | Size: 330752 | Author: rfanddsp | Hits:

[VHDL-FPGA-Verilog] my-favorite-dc-primetime-tcl-tricks

Description: 静态时序分析工具，比较好的文档资料，看看就知道比较好-sta training
Platform: | Size: 158720 | Author: yoarst | Hits:

[Other] prime_time_lab_guide

Description: Synopsys Primetime 培训专用资料，让你快速入门-Synopsys Primetime training materials，that is very good。
Platform: | Size: 1010688 | Author: 杨振飞 | Hits:

[VHDL-FPGA-Verilog] ASIC-SYNOPSYS

Description: 芯片设计综合经典书籍 design compiler primetime-asic synthesys
Platform: | Size: 2244608 | Author: yin zhigang | Hits:

[Industry research] PrimeTime_Advanced_Timing_Analysis_User_Guide

Description: PrimeTime Advanced Timing Analysis User Guide
Platform: | Size: 1958912 | Author: kerwin fu | Hits:

[Other] Advanced_ASIC_Chip_Synthesis

Description: ADVANCED ASIC CHIP SYNTHESIS---Physical Compiler™ and PrimeTime 英文电子书。-EBOOK OF THE Using Synopsys® Design Compiler™ Physical Compiler™ and PrimeTime--
Platform: | Size: 4080640 | Author: john | Hits:

[Windows Develop] DClicense_Install_crack_tool

Description: synopsys 公司Design compiler的安装步骤及license生成工具-Installation of the Design compiler,Synopsys and the neccesary tools for license crack and generate
Platform: | Size: 1313792 | Author: john | Hits:

[Other] ptug

Description: primetime user guide
Platform: | Size: 4675584 | Author: anwei2048 | Hits:

[Software Engineering] pt_fundamentals_ug

Description: 文献包含PT的时序分析方法说明： PrimeTime is a full-chip, gate-level static timing analysis tool targeted for complex, multimillion-gate designs. It offers an unsurpassed combination of speed, capacity, ease of use, and compatibility with industry-standard data formats and workflows.-PrimeTime is a full-chip, gate-level static timing analysis tool targeted for complex, multimillion-gate designs. It offers an unsurpassed combination of speed, capacity, ease of use, and compatibility with industry-standard data formats and workflows.
Platform: | Size: 3237888 | Author: brucew | Hits:

[Other] complex_timing_by_Primetime

Description: 用PrimeTime的技巧，解决复杂时钟问题。-The world of telecommunications chips is full of messy clocking situations. This paper will cover the tricks and tehniques that author Paul Zimmer has developed to avoid the need to pour over reams of timing reports looking for problems. Best paper winner at SNUG San Jose 2001!
Platform: | Size: 89088 | Author: chip123 | Hits:

[Other] ins_buf_v2.tcl

Description: a supplemnet of insert_buffer in primetime, support net/load in differenet hierarchy, choose adjacent cells.
Platform: | Size: 4096 | Author: hvy | Hits:

[Other] PT_1.pdf

Description: primetime student guide helps to undersatnd the primetime tool
Platform: | Size: 10966016 | Author: tej_1991 | Hits:

CodeBus www.codebus.net