Search - QUARTUS VHDL

Search - QUARTUS VHDL - List

[VHDL-FPGA-Verilog] 100个vhdl设计例子 DL : 0: 内附多路选择器，74系列芯片VHDL源码，加法器，FIR，比较器等大量例子，对初学VHDL语言很有好处。可用maxplus，quartus，synplicity等综合软件进行调试-contains multiple-choice, 74 chips VHDL source code, the adder, FIR, comparators, etc. are plenty of examples for beginners VHDL very good. Available maxplus, Quartus, synplicity integrated software debugging
Update : 2025-02-17 Size : 228kb Publisher : 杰轩
[VHDL-FPGA-Verilog] LCD显示实验 DL : 0: ALTERA NIOS处理器，用VHDL在QUARTUS下编写，用NIOS SHELL调试通过，实验LCD液晶显示-Altera NIOS processor, using VHDL in QUARTUS prepared with NIOS SHELL debug through experimental LCD
Update : 2025-02-17 Size : 35kb Publisher : xf
[VHDL-FPGA-Verilog] SPI接口音频Codec实验 DL : 0: ALTERA NIOS处理器，VHDL语言在QUARTUS编译通过，然后有C语言在NIOS SHELL下驱动，实验音频解码-Altera NIOS processor, the QUARTUS VHDL compiler, then the C language under NIOS SHELL-driven, experimental audio decoder
Update : 2025-02-17 Size : 34kb Publisher : xf
[Embeded-SCM Develop] memoire_alphabet DL : 0: ALTERA NIOS处理器实验，QUARTUS下用VHDL编译成处理器。实现memory存储。-Altera NIOS processor experiments QUARTUS using VHDL compiler into processors. Achieving memory storage.
Update : 2025-02-17 Size : 1kb Publisher : 秦拣俭
[VHDL-FPGA-Verilog] fifo数据缓冲器的vhdl源程序 DL : 0: 编了个8*8位的fifo数据缓冲器的vhdl源程序，是经过quartusII4.2编译成功的程序。。希望能跟各位交流-Bianlegan 8* 8 of the data buffer fifo VHDL source, after quartusII4.2 compiler successful procedures. . Hope you enjoy the exchanges
Update : 2025-02-17 Size : 1kb Publisher : 夏社
[VHDL-FPGA-Verilog] quartus II中文用户教程(英文版的完全翻译） DL : 0: quartus II中文用户教程(英文版的完全翻译）,和一切爱好可编程器件的同仁共勉之-Quartus II Chinese user guide (English version of the full translation) love and all programmable devices colleagues share Zhi
Update : 2025-02-17 Size : 825kb Publisher : 田晶昌
[VHDL-FPGA-Verilog] VHDL-Clock DL : 0: 用VHDL语言写的时钟程序。采用模块化编程。可在EPM7128芯片上下载。编译环境可用Maxplus或Quartus。-write VHDL clock procedures. Modular programming. The EPM7128 chips download. Build environment or Quartus Maxplus available.
Update : 2025-02-17 Size : 4kb Publisher : 单单
[Software Engineering] verilog50% DL : 0: 本文主要介绍了50％占空比三分频器的三种设计方法，并给出了图形设计、VHDL设计、编译结果和仿真结果。设计中采用EPM7064AETC44-7 CPLD，在QUARTUSⅡ4.2软件平台上进行。 -This paper introduces a 50% duty cycle three dividers of the three design methods, and gives the graphic design, VHDL design, compile results and the simulation results. Design used EPM7064AETC44-7 CPLD. In QUARTUS II 4.2 software platform.
Update : 2025-02-17 Size : 183kb Publisher : li
[VHDL-FPGA-Verilog] VHDL-six DL : 0: 用VHDL语言实现六分频，并且已经通过编译和仿真。由此可举一反三，实现任意偶数次分频。-VHDL six minutes frequency, and has been through translation, and simulation. From this we can draw a number at random dual frequency.
Update : 2025-02-17 Size : 25kb Publisher : philohb
[Crack Hack] 3des-VHDL DL : 0: 3des的VHDL实现，适用于quartus环境-3des VHDL applicable to the environment quartus
Update : 2025-02-17 Size : 93kb Publisher : xin
[VHDL-FPGA-Verilog] Quartus_vhdl DL : 0: 用QUARTUS编译通过的等精度频率计，我错误，但有几个警告（不影响设计）。我的毕业设计啊！！！ -QUARTUS used by the compiler, and other precision frequency, I am wrong. But there are several warning (not affect design). I graduated from the design ah! ! !
Update : 2025-02-17 Size : 43kb Publisher : 刘刚
[VHDL-FPGA-Verilog] qqq DL : 0: 数字滤波器的vhdl源代码.在quartus上运行过,里面还有matlab的仿真文件.-Digital filter of the VHDL source code. In Quartus run-off, along with the simulation matlab file.
Update : 2025-02-17 Size : 26kb Publisher : 萧勇
[VHDL-FPGA-Verilog] vhdl_crc DL : 0: 在quartus中用VHDL语言开发的crc校验-Quartus VHDL language used in the development of CRC Checksum
Update : 2025-02-17 Size : 160kb Publisher : 夏杰
[VHDL-FPGA-Verilog] vhdl DL : 0: VHDL教程 ppt版绪论第一章 VHDL基本结构第二章 VHDL语言元素第三章 VHDL的描述风格第四章 VHDL的主要描述语句第五章组合逻辑电路设计第六章时序逻辑电路设计-Ppt version of VHDL Tutorial VHDL Introduction Chapter I Chapter II the basic structure of VHDL language element of VHDL in Chapter III Chapter IV describes the style of the main description language VHDL Chapter V combinational logic circuit design of Chapter VI of sequential logic circuit design
Update : 2025-02-17 Size : 1.03mb Publisher : 陈松
[VHDL-FPGA-Verilog] complete_projects DL : 0: vhdl编写的一个完整工程，对于quartus初学者可以感受一下FPGA开发的整体。-VHDL prepared a complete project for beginners Quartus FPGA development can feel whole.
Update : 2025-02-17 Size : 177kb Publisher : 林园
[VHDL-FPGA-Verilog] 100vhdl DL : 0: 100个简单而使用的以 Quartus软件为基础的 VHDL程序看看对你会有一定的帮助-100 simple and used to Quartus software VHDL-based procedures to see if you will help
Update : 2025-02-17 Size : 230kb Publisher : 时亮亮
[VHDL-FPGA-Verilog] lunwen DL : 0: 详细介绍了VHDL语言的功能，运用Quartus II 平台完成信号发生器的设计-Detailed VHDL language features, the use of Quartus II platform to complete the design of signal generator
Update : 2025-02-17 Size : 346kb Publisher : whxllw
[VHDL-FPGA-Verilog] sinwave DL : 0: 正弦波信号发生的源码，有详细文档说明在quartus上创建工程到仿真、下载的步步操作-Sine wave signal source, has detailed documents created in the Quartus simulation works, download the step-by-step operation
Update : 2025-02-17 Size : 2.36mb Publisher : benyue
[VHDL-FPGA-Verilog] vhdl-MIPS DL : 0: Quartus-Altera Nios... VHDl based, complete MIPS implementation, document, flowcharts plus code
Update : 2025-02-17 Size : 4.13mb Publisher : ak
[VHDL-FPGA-Verilog] vhdl DL : 0: quartus 提示的各种错误问题的分析，和部分解决方案-quartus error analisyr
Update : 2025-02-17 Size : 4kb Publisher : zhan

« 12 3 4 5 6 7 8 9 10 ... 42 »